메뉴 건너뛰기




Volumn 31, Issue 4, 2005, Pages 25-33

3D PCB architecture for next generation high speed interconnections

Author keywords

Electronics industry; Printed circuit boards

Indexed keywords

ASSEMBLY; ELECTRONICS INDUSTRY; ELECTRONICS PACKAGING; INTEGRATED CIRCUIT MANUFACTURE; PRINTED CIRCUIT DESIGN; PRINTED CIRCUIT MANUFACTURE; RAPID PROTOTYPING;

EID: 26444611870     PISSN: 03056120     EISSN: None     Source Type: Journal    
DOI: 10.1108/03056120510603116     Document Type: Review
Times cited : (6)

References (11)
  • 2
    • 26444564085 scopus 로고    scopus 로고
    • "A cost-effective methodology for improving system signal integrity by back-drilling plated through holes in backplanes"
    • November
    • Camerlo, S. et al. (2004), "A cost-effective methodology for improving system signal integrity by back-drilling plated through holes in backplanes", Circuitree, November.
    • (2004) Circuitree
    • Camerlo, S.1
  • 3
    • 26444597840 scopus 로고    scopus 로고
    • "Rapid prototyping high speed of chip-to-chip interconnections"
    • Fjelstad, J. (2004), "Rapid prototyping high speed of chip-to-chip interconnections", Global SMT & Packaging.
    • (2004) Global SMT & Packaging
    • Fjelstad, J.1
  • 4
    • 26444599486 scopus 로고    scopus 로고
    • "The X factor - 45 degree routing of interconnect on ICs"
    • Fjelstad, J. (2004), "The X factor - 45 degree routing of interconnect on ICs", Global SMT & Packaging.
    • (2004) Global SMT & Packaging
    • Fjelstad, J.1
  • 8
    • 26444471216 scopus 로고    scopus 로고
    • "Overcoming the technical challenges of system-in-package (SiP)"
    • May
    • Islam, S. (2004), "Overcoming the technical challenges of system-in-package (SiP)", Electronic Engineering Times, May.
    • (2004) Electronic Engineering Times
    • Islam, S.1
  • 9
    • 26444558455 scopus 로고    scopus 로고
    • "System-on-package integrates multiple tasks"
    • January-February
    • Tummala, R. (2004), "System-on-package integrates multiple tasks", Chip Scale Review, January-February.
    • (2004) Chip Scale Review
    • Tummala, R.1
  • 11
    • 84869013852 scopus 로고    scopus 로고
    • "Startup takes on memory/core-logic link"
    • November
    • Wilson, R. (2003), "Startup takes on memory/core-logic link", Electronic Engineering Times, November.
    • (2003) Electronic Engineering Times
    • Wilson, R.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.