High-performance/inductors on plastic substrate

IEEE Electron Device Letters

Volumn 26, Issue 9, 2005, Pages 619-621

  Guo, Li Hui ^a   Zhang, Q X ^a   Lo, G Q ^a   Balasubramanian, N ^a   Kwong, D L ^a  

^a INSTITUTE OF MICROELECTRONICS   (Singapore)

Author keywords

CMOS integration; FR 4; Plastic substrate; RF inductor; Wafer transfer technology (WTT)

Indexed keywords

CMOS INTEGRATED CIRCUITS; MATHEMATICAL MODELS; SEMICONDUCTING POLYMERS; SILICON WAFERS; SUBSTRATES;

PLASTIC SUBSTRATE; RF INDUCTOR; WAFER TRANSFER TECHNOLOGY (WTT);

ELECTRIC INDUCTORS;

EID: 26444459805     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2005.854379     Document Type: Article

References (11)

1. C. P. Yue and S. S. Wong, "A study on substrate effects of silicon-based RF passive components," in IEEE MIT-S Dig., 1999, pp. 1625-1628.
2. G. J. Carchon, W. D. Raedt, and E. Beyne, "Wafer-level packaging technology for high-Q on-chip inductors and transmission lines," IEEE Trans. Microw. Theory Tech., vol. 52, no. 4, pp. 1244-1251, Apr. 2004.
3. K. Itoi, M. Sato, H. Abe, H. Sugawara, H. Ito, K. Okada, K. Masu, and T. Ito, "On-chip high-Q Cu inductors embedded in wafer-level chipscale package for silicon RF application," in IEEE MTF-S Dig., 2004, pp. 197-200.
4. J. M. Lopez-Villegas, J. Samitier, C. Cane, P. Losantos, and J. Bausells, "Improvement of quality factor of RF integrated inductors by layout optimization," IEEE Trans. Microw. Theory Tech., vol. 48, no. 1, pp.76-83, Jan. 2000.
5. K. Chong, Y. Xie, K. Yu, D. Huang, and M. F. Chang, "High-performance inductors integrated on porous silicon," IEEE Electron Device Lett., vol. 26, no. 2, pp. 93-95, Feb. 2005.
6. T. Ohguro, T. Ishikawa, T. Kimura, S. Samata, A. Kawasaki, T. Nagano, T. Yoshitomi, and T. Toyoshima, "High performance digital-analog mixed device on a Si substrate with resisitivity beyond 1 kΩ-cm," in IEDM Tech. Dig., 2000, pp. 758-761.
7. K. Benaissa, J. Y. Yang, D. Crenshaw, B. Williams, S. Sridhar, J. Ai, G. Boselli, S. Zhao, S. Tang, S. Ashburn, P. Madhani, T. Blythe, N. Mahalingam, and H. Shichijo, "RF CMOS on high-resistivity substrates for system-on-chip applications," IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 567-576, Mar. 2003.
8. A. Chin, K. T. Chan, C. H. Huang, C. Chen, V. Liang, J. K. Chen, S. C. Chien, S. W. Sun, D. S. Duh, W. J. Lin, C. Zhu, M. F. Li, S. P. McAllister, and D. L. Kwong, "RF passive devices on Si with excellent performance close to ideal devices designed by electro-magnetic simulation," in IEDM Tech. Dig., 2003, pp. 375-378.
9. C. Detecheverry, W. D. Van Noort, and R. J. Havens, "New low-cost thermally stable process to reduce silicon substrate losses: A way to extreme frequencies for high volume Si technologies," in IEDM Tech. Dig., 2004, pp. 463-466.
10. R. Dekker, P. G. M. Baltus, and H. G. R. Maas, "Substrate transfer for RF technologies," IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 747-757, Mar. 2003.
11. L. Guo, M. Yu, and P. D. Foo, Microelectron. Reliab., vol. 43, pp. 367-370, 2003.