Low power design of DCT and IDCT for low bit rate video codecs

IEEE Transactions on Multimedia

Volumn 6, Issue 3, 2004, Pages 414-422

  August, Nathaniel J ^a   Ha, Dong Sam ^a  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

Author keywords

Discrete cosine transform (DCT); H.263, inverse discrete cosine transform (IDCT); Low power; Video codec

Indexed keywords

COMPUTATIONAL COMPLEXITY; DATA COMPRESSION; MATHEMATICAL TRANSFORMATIONS; MOTION CONTROL; VOLTAGE MEASUREMENT; WIRELESS TELECOMMUNICATION SYSTEMS;

DISCRETE COSINE TRANSFORMS (DCT); H.263; INDISCRETE COSINE TRANSFORMS (IDCT); LOW POWER; VIDEO CODEC;

VIDEO SIGNAL PROCESSING;

EID: 2642588091     PISSN: 15209210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMM.2004.827491     Document Type: Article

References (33)

1. "Video Coding for Low-Bitrate Communication, Draft International Standard,", ITU-T Rec. H.263, 1998.
2. B. Erol, F. Kossentini, and H. Alnuweiri, "Implementation of a fast H.263+ encoder/decoder," in Conf. Rec. Thirty-Second Asilomar Conference on Signals, Systems & Computers, vol. 1, Sept. 1998, pp. 462-466.
3. W. H. Chen, C. H. Smith, and S. C. Fralick, "A fast computational algorithm for the discrete cosine transform," IEEE Trans. Commun., vol. COM-25, pp. 1004-1009, Sep. 1977.
4. B. G. Lee, "A new algorithm to compute the discrete cosine transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-32, pp. 1243-1245, Dec. 1984.
5. N. I. Cho and S. U. Lee, "Fast algorithm and implementation of 2-D discrete cosine transform," IEEE Trans. Circuits Syst., vol. 38, pp. 297-305, Mar. 1991.
6. S.-F. Hsiao, W.-R. Shiue, and J.-M. Tseng, "A cost-efficient and fully-pipelinable architecture for DCT/IDCT," IEEE Trans. Consumer Electron., vol. 45, pp. 515-525, Aug. 1999.
7. K. Kim and J.-S. Koh, "An area efficient DCT architecture for MPEG-2 video encoder," IEEE Trans. Consumer Electron., vol. 45, pp. 62-67, Feb. 1999.
8. A. Madisetti and A. N. Willson, Jr., "A 100 MHz 2-D 8 × 8 DCT/IDCT processor for HDTV applications," IEEE Trans. Circuits Systems Video Technol., vol. 5, pp. 158-165, Apr. 1995.
9. I.-K. Kim, J.-J. Cha, and H.-J. Cho, "A design of 2-D DCT/IDCT for real-time video applications," in P roc. 6th Int. Conf. VLSI and CAD, Oct. 1999, pp. 557-559.
10. C. V. Schimpfle, P. Rieder, and J. A. Nossek, "A power efficient implementation of the discrete cosine transformation," in Conf. Rec. Thirty-First Asilomar Conference on Signals, Systems & Computers, vol. 1, Nov. 1997, pp. 729-733.
11. T. Xanthopoulos and A. P. Chandrakasan, "A low power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization," IEEE J. Solid State Cricuits, vol. 35, pp. 740-750, May 2000.
12. Y.-F. Jang, J.-N. Kao, J.-S. Yang, and P.-C. Huang, "A 0.8μ 100 MHz 2-D DCT core processor," IEEE Trans. Consumer Electron., vol. 40, pp. 703-710, Aug. 1994.
13. J. Li and S.-L. Lu, "Low power design of two-dimensional DCT," in Proc. Ninth Annu. IEEE Int. ASIC Conf. Exh., Sept. 1996, pp. 309-312.
14. H. B. Kim, "High-Level Synthesis and Implementation of Built-in Self-Testable Data Path Intensive Circuit," Ph.D. dissertation, EE Dept., Virginia Polytech. Inst. State Univ., Blacksburg, 1999.
15. E. Feig and S. Winograd, "Fast algorithms for the discrete cosine transform," IEEE Trans. Signal Processing, vol. 40, pp. 2174-2193, Sept. 1992.
16. E. Scopa, A. Leone, R. Guerreiri, and G. Baccarani, "A 2-D DCT low-power architecture for H.261 coders," in Proc. 1995 ICASSP, vol. 5, May 1995, pp. 3271-3274.
17. Y.-P. Lee, T.-H. Chen, L.-G. Chen, M.-J. Chen, and C.-W. Ku, "A cost-effective architecture for 8 × 8 two-dimensional DCT/IDCT using direct method," IEEE Trans. Circuits Syst. Video Technol., vol. 7, pp. 459-467, June 1997.
18. L.-G. Chen, J.-Y. Jiu, H.-C. Chang, Y.-P. Lee, and C.-W. Ku, "A low power 2-D DCT chip design using direct 2-D algorithm," in Proc. ASP-DAC '98. Asia and South Pacific Design Automation Conf., Feb. 1998, pp. 145-150.
19. K.-W. Shin, H.-W. Jeon, and Y.-S. Kang, "An efficient VLSI implementation of vector-radix 2-D DCT using mesh-connected 2-D array," in Proc. 1994 IEEE Int. Symp. Circuits and Systems, 1994, vol. 4, June 1994, pp. 47-50.
20. Y.-M. Huang, J.-L. Lu, and C.-T. Hsu, "A refined fast 2-D discrete cosine transform algorithm with regular butterfly structure," IEEE Trans. Consumer Electron., vol. 44, pp. 376-383, May 1998.
21. T.-S. Chang, C.-S. Kung, and C.-W. Jen, "A simple processor core design for DCT/IDCT," IEEE Trans. Circuits Syst. Video Technol., vol. 10, pp. 439-447, Apr. 2000.
22. J. Chen and K. J. R. Liu, "Cost-Effective low-power architectures of video coding systems," in P roc. 1999 IEEE Int. Symp. Circuits and Systems, vol. 1, June 1999, pp. 153-156.
23. _, "Low-Power architectures for compressed domain video coding co-processor," IEEE Trans. Multimedia, vol. 2, pp. 111-128, June 2000.
24. V. Srinivasan and K. J. R. Liu, "VLSI design of high-speed time-recursive 2-D DCT/IDCT processor for video applications," IEEE Trans. Circuits Syst. Video Technol., vol. 6, pp. 87-96, Feb. 1996.
25. S.-F. Hsiao and W.-R. Shiue, "New hardware-efficient algorithm and architecture for the computation of 2-D DCT on a linear systolic array," in Proc. 1999 IEEE ICASSP, vol. 6, Mar. 1999, pp. 3517-3520.
26. T. Xanthopolous and A. P. Chandrakasan, "A low-power IDCT macro-cell for MPEG-2 MP@ML exploiting data distribution properties for minimal activity," IEEE J. Solid State Circuits, vol. 34, pp. 693-703, May 1999.
27. K. Kim and P. A. Beerel, "A high-performance low-power asynchronous matrix vector multiplier for discrete cosine transform," in Proc. First IEEE Asia Pacific Conf. ASIC's, 1999, Aug. 1999, pp. 135-138.
28. M. Kuhlmann and K. K. Parhi, "Power comparison of flow-graph and distributed arithmetic based DCT architectures," in Conf. Rec. Thirty-Second Asilomar Conference on Signals, Systems & Computers, vol. 2, Nov. 1998, pp. 1214-1219.
29. J.-S. Chiang and H.-C. Huang, "New architecture for high throughput-rate real-time 2-D DCT and the VLSI design," in Proc. Ninth Annu. IEEE Int. ASIC Conf. Exh., Sep. 1996, pp. 219-222.
30. I.-M. Pao and M.-T. Sun, "Modeling DCT coefficients for fast video encoding," IEEE Trans. Circuits Syst. Video Technol., vol. 9, pp. 608-616, June 1999.
31. A. Yu, R. Lee, and M. Flynn, "Performance enhancement of H.263 encoder based on zero coefficient prediction," in Proc. ACM Conf. Multimedia '97, Seattle, WA, Nov. 9-13, 1997, pp. 21-29.
32. "Methodology for the Subjective Assessment of the Quality of Television Pictures,", ITU-R Rec. ITU-R BT.500-10, 1998.
33. "Subjective Video Quality Assessment Methods for Multimedia Applications,", ITU-T Rec. P.910, 1999.