Deconstructing commit

2004 IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2004, Pages 68-77

  Bell, Gordon B ^a   Lipasti, Mikko H ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FLOATING POINT; INSTRUCTION-LEVEL PARALLELISM; INTEGER BENCHMARK; PERFORMANCE EVALUATION;

BENCHMARKING; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; PERT; SAFETY DEVICES;

PARALLEL PROCESSING SYSTEMS;

EID: 2642550051     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1109/ISPASS.2004.1291357     Document Type: Conference Paper

References (26)

1. Haitham Akkary, Ravi Rajwar, and Srikanth T. Srinivasan. Checkpoint processing and recovery: Towards scalable large instruction window processors. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, page 423. IEEE Computer Society, 2003.
2. R. Balasubramonian, S. Dwarkadas, and D. Albonesi. Dynamically allocating processor resources between nearby and distant ILP. In 28th International Symposium on Computer Architecture, July 2001.
3. E. Borch, E. Tune, S. Manne, and J. Emer. Loose loops sink chips. In International Symposium on High-Performance Computer Architecture, February 2002.
4. A. Cristal, M. Valero, J.-L. Llosa, and A. Gonzalez. Large virtual ROBs by processor checkpointing. Technical Report UPC-DAC-2002-39, Univ. Pol. de Catalunya, July 2002.
5. Jose-Lorenzo Cruz, Antonio Gonzalez, Mateo Valero, and Nigel T. Topham. Multiple-banked register file architectures. In International Symposium on Computer Architecture, 2000.
6. Keith I. Farkas, Norman P. Jouppi, and Paul Chow. Register file design considerations in dynamically scheduled processors. In International Symposium on High-Performance Computer Architecture, pages 40-51, 1996.
7. Antonio Gonzalez, Jose Gonzalez, and Mateo Valero. Virtual-physical registers. In International Symposium on High-Performance Computer Architecture, pages 175-184, 1998.
8. Linley Gwennap. Digital leads the pack with 21164. Microprocessor Report, 8(12), September 1994.
9. J.L Hennessy and D.A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Inc., San Mateo, CA, 1990.
10. W.M. Hwu and Y.N. Patt. Checkpoint repair for out-of-order execution machines. In International Symposium on Computer Architecture, pages 18-26, June 1987.
11. IBM Microelectronics Division. PowerPC 604 RISC Microprocessor User's Manual, 1994.
12. Stephan Jourdan, Ronny Ronen, Michael Bekerman, Bishara Shomar, and Adi Yoaz. A novel renaming scheme to exploit value temporal locality through physical register reuse and unification. In International Symposium on Microarchitecture, pages 216-225, 1998.
13. Ilhyun Kim and Mikko H. Lipasti. Half-price architecture. In Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA-01), June 2003.
14. AJ KleinOsowski and David J. Lilja. Minnespec: A new spec benchmark workload for simulation-based computer architecture research. Computer Architecture Letters, 12, June 2002.
15. A.R. Lebeck, J. Koppanalil, T. Li, J. Patwardhan, and E. Rotenberg. A large, fast instruction window for tolerating cache misses. In International Symposium on Computer Architecture, pages 59-70, 2002.
16. J. L. Lo, S. S. Parekh, S. J. Eggers, H. M. Levy, and D. M. Tullsen. Software-directed register deallocation for simultaneous multithreaded processors. IEEE Transactions on Parallel and Distributed Systems, 10(9), 1999.
17. Luis A. Lozano and Guang R. Gao. Exploiting short-lived variables in superscalar processors. In International Symposium on Microarchitecture, pages 292-302, 1995.
18. Milo M. Martin, Amir Roth, and Charles N. Fischer. Exploiting dead value information. In International Symposium on Microarchitecture, pages 125-135, 1997.
19. Jose Martinez, Jose Renau, Michael Huang, MIlos Prvulovic, and Josep Torrellas. Cherry: Checkpointed early resource recycling in out-of-order microprocessors. In International Symposium on Microarchitecture (MICRO), November 2002.
20. Cathy May, Ed Silha, Rick Simpson, and Hank Warren, editors. The PowerPC Architecture: A Specification for a New Family of RISC Processors, 2nd edition. Morgan Kauffman, San Francisco, California, 1994.
21. Mayan Moudgill, Keshav Pingali, and Stamatis Vassiliadis. Register renaming and dynamic speculation: an alternative approach. Technical Report TR93-1379, 1993.
22. Matt Postiff, David Greene, Steven Raasch, and Trevor N. Mudge. Integrating superscalar processor components to implement register caching. In International Conference on Supercomputing, pages 348-357, 2001.
23. J.E. Smith and A.R. Pleszkun. Implementing precise interrupts in pipelined processors. IEEE Transactions on Computers, 37(5):562-573, May 1988.
24. John A. Swenson and Yale N. Patt. Hierarchical registers for scientific computers. In International Conference on Supercomputing, pages 346-353, 1988.
25. Steven Wallace and Nader Bagherzadeh. A scalable register file architecture for dynamically scheduled processors. In International Conference on Parallel Architectures and Compilation Techniques, October 1996.
26. Javier Zalamea, Josep Llosa, Eduard Ayguade, and Mateo Valero. Two-level hierarchical register file organization for VLIW processors. In International Symposium on Microarchitecture, pages 137-146, 2000.