Interactive teaching of elementary digital logic design with WinLogiLab

IEEE Transactions on Education

Volumn 47, Issue 2, 2004, Pages 196-203

  Hacker, Charles ^a   Sitte, Renate ^a  

^a GRIFFITH UNIVERSITY   (Australia)

Author keywords

Boolean algebra; Computer aided logic design; Educational technology; Karnaugh map; Logic gates; Minimization software; Online interactive learning; Quine McCluskey

Indexed keywords

BOOLEAN ALGEBRA; COMBINATORIAL MATHEMATICS; COMPUTATIONAL COMPLEXITY; COMPUTER AIDED LOGIC DESIGN; COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER SIMULATION; FINITE AUTOMATA; INTERACTIVE COMPUTER SYSTEMS; LOGIC GATES; ONLINE SYSTEMS; SEQUENTIAL CIRCUITS; TEACHING;

ELEMENTARY DIGITAL LOGIC DESIGN; INTERACTIVE TEACHING; KARNAUGH MAP; MICROSOFT-WINDOWS TUTORIAL SUITE; MINIMIZATION SOFTWARE; ONLINE INTERACTIVE LEARNING; QUINE-MCCLUSKEY; WINLOGILAB;

COMPUTER AIDED INSTRUCTION;

EID: 2542589357     PISSN: 00189359     EISSN: None     Source Type: Journal    
DOI: 10.1109/TE.2004.824843     Document Type: Article

References (25)

1. Capilano Computing Systems, Logic Works Version 3.0, Benjamin Cummings, Redwood City, CA, 1995.
2. Orcad/Microsim Corporation. (2002, Oct) WinPSpice Mixed Mode Simulator - Version 9 (Student Version). [Online] Available: http://www.orcad.com
3. A. Thompson, T. O'Brien, and B. Steele. (2002, Oct.). Micro-Cap V (Version 1.3), Spectrum Software. [Online] Available: http://www.spectrum-soft.com
4. Yoeric Software. (2002, Oct) WinBreadboard Version 1.1 (Demo Version). [Online] Available: http://www.yoeric.com/
5. Interactive Image Technologies. (2002, Oct) Electronics Workbench 3.0E. Distributed by Applied Electro Systems, Australia. [Online] Available: http://www.interactiv.com
6. R. J. Delahoy, Digital Technology Learning Package. North Dandenong, Australia: R. J. Delahoy, 1995.
7. G. N. Foster, Digital Logic Tutor I. New York: MacMillan, 1994.
8. UCB Design Technology Warehouse. (2002, Oct.) Espresso: Logic Minimization Algorithms. UNIX compiler code, EECS Dept., University of California-Berkeley. [Online] Available: http://www.cad.eecs.berkeley.edu/Software/software.html
9. Mentor Graphics. (2002, Oct.) QuickSim & ModelSim HDL Simulator, Wilsonville, OR. [Online] Available: http://www.mentor.com
10. Cadence Design Systems. (2002, Oct.) Ambit BuildGates, Irvine, CA. [Online] Available: http://www.cadence.com
11. Xilinx, Inc. (2002, Oct.), San Jose, Ca. [Online] Available: http://www.xilinx.com
12. Actel Corp. (2002, Oct.), Sunnyvale, CA. [Online] Available: http://www.actel.com
13. N. L. V. Calazans and F. G. Moraes, "Integrating the teaching of computer organization and architecture with digital hardware design early in undergraduate courses," IEEE Trans. Educ., vol. 44, pp. 109-119, May 2001.
14. C. Hacker and R. Sitte, "Development of a computer program, to electronically design digital logic circuits using Boolean algebra," in Proc. 9th Annu. Australasian Association Engineering Education (AaeE97), Dec. 1997, pp. 353-357.
15. ____, "A computer based tutorial, for demonstrating the solving of digital logics circuits," in Proc. 10th Annu. Australasian Association Engineering Education (AaeE98), Sept. 1998, pp. 509-519.
16. R. Brayton, G. Hachtel, C. McMullen, and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis. Boston, MA: Kluwer, 1984.
17. R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, "A multi-level logic optimization system," IEEE Trans. Computer-Aided Design, vol. C-6, pp. 1062-1081, Nov. 1987.
18. M. Theobald and S. M. Nowick, "Fast heuristic and exact algorithms for two-level hazard-free logic minimization," IEEE Trans. Computer-Aided Design, pp. 1130-1147, Nov. 1998.
19. C. Hacker and R. Sitte, "Implementing the "Espresso - Two level logic minimizer" algorithm in the MS-Windows environment," in Proc. 2nd Asia-Pacific Forum Engineering Technology Education, UNESCO Int. Conf. Engineering Education (UICEE99), July 1999, pp. 124-127.
20. ____, "A computer based teaching program for the tracing of logic levels in a digital circuit," in Proc. 4th Annu. UNESCO Int. Conf. Engineering Education (UICEE2001), Bangkok, Thailand, Feb. 2001, pp. 509-519.
21. ____, "A computer based teaching program for the design and analysis of digital counter circuits," in Proc. 3rd Annu. UNESCO Int. Conf. Engineering Education (UICEE2000), Feb. 2000, pp. 225-228.
22. J. L. Gersting, Mathematical Structures for Computer Science. New York: Freeman, 1987.
23. A. M. Tenenbaum and M. J. Augenstein, Data Structures Using Pascal. Englewood Cliffs, NJ: Prentice-Hall, 1981.
24. C. Hacker and R. Sitte, "Implementing finite state machines in a computer based teaching system," in Proc. SPIE Int. Symp. Microelectronics Micro Electro Mechanical Systems (MICRO/MEMS), Gold Coast, Australia, Oct. 28-29, 1999, pp. 100-117.
25. P. Changwook. (1998) Espresso.exe. Shareware, Seodu Logic-Electronic Technology Institute. [Online] Available: http://eda.seodu.co.kr/~chang/download/espresso