|
Volumn , Issue , 2005, Pages 411-416
|
Design and implementation of a high-performance and silicon efficient arithmetic coding accelerator for the H.264 advanced video codec
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ADDERS;
APPLICATION SPECIFIC INTEGRATED CIRCUITS;
COMPUTER ARCHITECTURE;
COMPUTER HARDWARE;
FIELD PROGRAMMABLE GATE ARRAYS;
IMAGE CODING;
THROUGHPUT;
BINARY ARITHMETIC CODING (BAC);
ENTROPY CODING;
H.264 VIDEO COMPRESSORS;
HARDWARE ARCHITECTURE;
ENCODING (SYMBOLS);
|
EID: 24944567533
PISSN: 10636862
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (14)
|
References (8)
|