메뉴 건너뛰기




Volumn , Issue , 2005, Pages 411-416

Design and implementation of a high-performance and silicon efficient arithmetic coding accelerator for the H.264 advanced video codec

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; FIELD PROGRAMMABLE GATE ARRAYS; IMAGE CODING; THROUGHPUT;

EID: 24944567533     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (14)

References (8)
  • 1
    • 0035311863 scopus 로고    scopus 로고
    • New technologies place video in your hand
    • G. Lawton, "New Technologies Place Video in Your Hand", IEEE Computer, Vol. 34, No. 4, pp. 14-17, 2001.
    • (2001) IEEE Computer , vol.34 , Issue.4 , pp. 14-17
    • Lawton, G.1
  • 3
    • 0029488391 scopus 로고
    • Efficient multiplication-free arithmetic codes
    • S. M. Lei, "Efficient Multiplication-Free Arithmetic Codes", IEEE Transactions on Communications", Vol. 43, No. 12, pp. 2950-2958, 1995.
    • (1995) IEEE Transactions on Communications , vol.43 , Issue.12 , pp. 2950-2958
    • Lei, S.M.1
  • 5
    • 24944482332 scopus 로고    scopus 로고
    • Rate-distortion optimization for JVT/H.26L video coding inpacket loss environment
    • T. Stockhammer, D. Kontopodis, T. Wiegand, "Rate-distortion optimization for JVT/H.26L video coding inpacket loss environment", Proc. of 2002 Int.
    • Proc. of 2002 Int.
    • Stockhammer, T.1    Kontopodis, D.2    Wiegand, T.3
  • 8
    • 18144403704 scopus 로고    scopus 로고
    • A high-speed pipelined architecture for the MQ-coder of the JPEG2000 standard
    • March
    • M. Ahmadvand, A. Shahrokhi, O. Fatemi, "A High-Speed Pipelined Architecture for the MQ-Coder of the JPEG2000 Standard", QSBC Symposium, March, 2004.
    • (2004) QSBC Symposium
    • Ahmadvand, M.1    Shahrokhi, A.2    Fatemi, O.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.