Timing fault models for systems with multiple timers

Lecture Notes in Computer Science

Volumn 3502, Issue , 2005, Pages 192-208

  Uyar, M Ümit ^a   Wang, Yu ^a   Batth, Samrat S ^a   Wise, Adriana ^b   Fecko, M A ^c  

^a CITY COLLEGE OF NEW YORK   (United States)

^b CITY UNIVERSITY OF NEW YORK   (United States)

^c TELCORDIA TECHNOLOGIES   (United States)

Author keywords

Conformance Testing; Fault Modeling; Multiple Faults; Timed Automata; Timer Constraints

Indexed keywords

COMPUTER SIMULATION; GRAPH THEORY; MATHEMATICAL MODELS; VIRTUAL REALITY; ARTIFICIAL INTELLIGENCE; COMPUTERS;

CONFORMANCE TESTING; FAULT MODELING; MULTIPLE FAULTS; TIMER CONSTRAINTS; FAULT MODEL; TIMED AUTOMATA;

FAULT TOLERANT COMPUTER SYSTEMS; FAULT DETECTION;

EID: 24944469803     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/11430230_14     Document Type: Conference Paper

References (15)

1. J. ALILOVIC-CURGUS AND S.T. VUONG. A metric-based theory of test selection and coverage. In Proc. IFIP Protocol Specif. Test. Verif. (PSTV), Liege, Belgium, 1993.
2. R. ALUR AND D.L. DILL. A theory of timed automata. [Elsevier] Theoret. Comput. Sci. 126, pp. 183-235, 1994.
3. S.S. BATTH. Fault Models for Timed EFSMs. MS thesis, The City College of CUNY, New York, NY, 2004.
4. W.Y.L. CHAN AND S.T. VUONG. The UIOv - method for protocol test sequence generation. In Proc. IFIP Int'l Wksp Protocol Test Syst. (IWPTS), Berlin, Germany, 1989.
5. A. EN-NOUAARY, R. DSSOULI, AND F. KHENDEK. Timed Wp-method: Testing real-time systems. IEEE Trans. Softw. Eng. 28(11), pp. 1023-1038, 2002.
6. A. EN-NOUAARY, R. DSSOULI, F. KHENDEK, AND A. ELQORTOBI. Timed test cases generation based on state characterisation technique. In Proc. IEEE Real-Time Syst. Symp. (RTSS), pp. 220-229, Madrid, Spain, 1998.
7. M.A. FECKO, M.U. UYAR, A.Y. DUALE, AND P.D. AMER. A technique to generate feasible tests for communications systems with multiple timers. IEEE/ACM Trans. Netw. 11(5), pp. 796-809, 2003.
8. G. LUO, G.V. BOCHMANN, AND A.F. PETRENKO. Test selection based on communicating nondeterministic finite state machines using a generalized Wp-method. IEEE Trans. Softw. Eng. 20(2), pp. 149-162, 1994.
9. A.F. PETRENKO, G.V. BOCHMANN, AND M.Y. YAO. On fault coverage of tests for finite state specifications. [Elsevier] Comput. Netw. ISDN Syst. 29(1), pp. 81-106, 1996.
10. A. REZAKI AND H. URAL. Construction of checking sequences based on characterization sets. [Elsevier] Comput. Commun. 18(12), pp. 911-920, 1995.
11. D.P. SIDHU AND T.K. LEUNG. Fault coverage of protocol test methods. In Proc. IEEE INFOCOM, pp. 80-85, New Orleans, LA, 1988.
12. J. SPRINGINTVELD, F. VAANDRAGER, AND P.R. D'ARGENIO. Testing timed automata. [Elsevier] Theoret. Comput. Sci. 254(1-2), pp. 225-257, 2001.
13. H. URAL AND K. ZHU. Optimal length test sequence generation using distinguishing sequences. IEEE/ACM Trans. Netw. 1(3), pp. 358-371, 1993.
14. Y. WANG. Timing Faults in EFSM Models with Multiple Concurrent Timers. PhD thesis, Graduate Center of CUNY, New York, NY. (in progress).
15. J. ZHU AND S.T. CHANSON. Toward evaluating fault coverage of protocol test sequences. In Proc. IFIP Protocol Specif. Test. Verif. (PSTV), pp. 137-151, Vancouver, Canada, 1994.