SCOPUS 정보 검색 플랫폼

Volumn 3449, Issue , 2005, Pages 215-224

A genetic algorithm for VLSI floorplanning using O-tree representation

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; MATHEMATICAL TRANSFORMATIONS; PROBLEM SOLVING; SEARCH ENGINES; TREES (MATHEMATICS); VLSI CIRCUITS;

DESIGN AUTOMATION; FLOORPLANNING; O-TREE REPRESENTATION; SEARCH SPACE;

GENETIC ALGORITHMS;

EID: 24644516698 PISSN: 03029743 EISSN: None Source Type: Conference Proceeding
DOI: 10.1007/978-3-540-32003-6_22 Document Type: Conference Paper

Times cited : (24)

References (9)

1
- 85031277343
- Automatic floorplan design
- Otten R.H.J.M.: Automatic Floorplan Design. Proc. ACM/IEEE Design Automation Conference. (1982) 261-267
- (1982) Proc. ACM/IEEE Design Automation Conference , pp. 261-267
- Otten, R.H.J.M.¹

2
- 0035248720
- Floorplanning using a tree representation
- Guo P.N., Takahashi T., Cheng C.-K., Yoshimura T.: Floorplanning Using a Tree Representation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 20 (2001) 281-289
- (2001) IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems , vol.20 , pp. 281-289
- Guo, P.N.¹ Takahashi, T.² Cheng, C.-K.³ Yoshimura, T.⁴

3
- 0003722376
- Addison-Wesley, Reading
- Goldberg D.E.: Genetic Algorithms in Search, Optimization, and Machine Learning. Addison-Wesley, Reading. (1989)
- (1989) Genetic Algorithms in Search, Optimization, and Machine Learning
- Goldberg, D.E.¹

4
- 0026140958
- Distributed genetic algorithms for the floorplan design problem
- Cohoon J.P., Hegde S.U., Martin W.N., Richards D.S.: Distributed Genetic Algorithms for the Floorplan Design Problem. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 10 (1991) 483-492
- (1991) IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems , vol.10 , pp. 483-492
- Cohoon, J.P.¹ Hegde, S.U.² Martin, W.N.³ Richards, D.S.⁴

5
- 0030214139
- GALLO: A genetic algorithm for floorplan area optimization
- Rebaudengo M., Reorda M.S.: GALLO: A Genetic Algorithm for Floorplan Area Optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 15 (1996) 943-951
- (1996) IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems , vol.15 , pp. 943-951
- Rebaudengo, M.¹ Reorda, M.S.²

6
- 0029699978
- An immunity based genetic algorithm and its application to the VLSI floorplan design problem
- Tazawa I., Koakutsu S., Hirata H.: An Immunity based Genetic Algorithm and Its Application to the VLSI Floorplan Design Problem. Proc. Int. Conf. on Evolutionary Computation. (1996) 417-421
- (1996) Proc. Int. Conf. on Evolutionary Computation , pp. 417-421
- Tazawa, I.¹ Koakutsu, S.² Hirata, H.³

7
- 0033697901
- An adaptive genetic algorithm for VLSI floorplanning based on sequence-pair
- Nakaya S., Koide T., Wakabayashi S.: An Adaptive Genetic Algorithm for VLSI Floorplanning based on Sequence-Pair. Proc. IEEE Int. Symposium on Circuits and Systems. (2000) 65-68
- (2000) Proc. IEEE Int. Symposium on Circuits and Systems , pp. 65-68
- Nakaya, S.¹ Koide, T.² Wakabayashi, S.³

8
- 0036287604
- An effienct genetic algorithm for slicing floorplan area optimization
- Liu C.-T., Chen D.-S., Wang Y.-W: An Effienct Genetic Algorithm for Slicing Floorplan Area Optimization. Proc. IEEE Int. Symposium on Circuits and Systems. (2002) 879-882
- (2002) Proc. IEEE Int. Symposium on Circuits and Systems , pp. 879-882
- Liu, C.-T.¹ Chen, D.-S.² Wang, Y.-W.³

9
- 0036670463
- VLSI placement and area optimization using a genetic algorithm to bread normalized postfix expressions
- Valenzuela C.L., Wang P.Y.: VLSI Placement and Area Optimization Using a Genetic Algorithm to Bread Normalized Postfix Expressions. IEEE Transactions on Evolutionary Computation. 6 (2002) 390-401
- (2002) IEEE Transactions on Evolutionary Computation , vol.6 , pp. 390-401
- Valenzuela, C.L.¹ Wang, P.Y.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.