Robust header compression (ROHC) in next-generation network processors

IEEE/ACM Transactions on Networking

Volumn 13, Issue 4, 2005, Pages 755-768

  Taylor, David E ^a   Herkersdorf, Andreas ^b   Döring, Andreas ^c   Dittmann, Gero ^c  

^a WASHINGTON UNIVERSITY   (United States)

^b TECHNICAL UNIVERSITY OF MUNICH   (Germany)

^c IBM RESEARCH ZURICH   (Switzerland)

Author keywords

ASIC; ASIP; FPGA; Hardware assist; Header compression; Network processor; Reconfigurable hardware; ROHC

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BANDWIDTH; FIELD PROGRAMMABLE GATE ARRAYS; RADIO LINKS; WIRELESS TELECOMMUNICATION SYSTEMS;

HARDWARE ASSIST; NETWORK PROCESSOR; RECONFIGURABLE HARDWARE; ROBUST HEADER COMPRESSION (ROHC);

PACKET NETWORKS;

EID: 24644495636     PISSN: 10636692     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNET.2005.852887     Document Type: Article

References (23)

1. "Effnet: An Introduction to EffnetEdge Header Compression Technology," Effnet Inc., Mountain View, CA, 2002.
2. C. Bormann et al., "RObust Header Compression (ROHC): Framework and Four Profiles: RTP, UDP, ESP, and Uncompressed," IETF Network Working Group, RFC 3095, Jul. 2001.
3. M. West, "ROHC implementation experience," presented at the ROHC Working Group Meeting, 50th IETF Meeting, Minneapolis, MN, Mar. 2001.
4. H. Schulzrinne et al., "RTP: A Transport Protocol for Real-Time Applications," IETF Network Working Group, RFC 1889, Jan. 1996.
5. V. Jacobson, "Compressing TCP/IP Headers for Low-Speed Serial Links," IETF Network Working Group, RFC 1144, Feb. 1990.
6. M. Degermark, B. Nordgren, and S. Pink, "IP Header Compression," IETF Network Working Group, RFC 2507, Feb. 1999.
7. S. Casner and V. Jacobson, "Compressing IP/UDP/RTP Headers for Low-Speed Serial Links," IETF Network Working Group, RFC 2508, Feb. 1999.
8. L.-E. Jonsson, M. Degermark, H. Hannu, and K. Svanbro, "RObust checksum-based header compression (ROCCO)," IETF Network Working Group, Internet Draft, Jun. 1999.
9. L.-A. Larzon, M. Degermark, and S. Pink, "Efficient Use of Wireless Bandwidth for Multimedia Applications," Lulea Univ. of Technology, Lulea, Sweden, Tech. Rep., 2000.
10. L.-A. Larzon, H. Hannu, L.-E. Jonsson, and K. Svanbro, "Efficient transport of Voice over IP over cellular links," in Proc. IEEE Globecom, 2000, pp. 1669-1676.
11. M. Thoren, "Ericsson Compression Technology Boosts 3G Network Capacity," Ericsson Press Release, May 2002.
12. L.-E. Jonsson, "RObust Header Compression (ROHC): Requirements and Assumptions for 0-byte IP/UDP/RTP Compression," IETF Network Working Group, RFC 3243, Apr. 2002.
13. L.-E. Jonsson and G. Pelletier, "RObust Header Compression (ROHC): A Link-Layer Assisted Profile for IP/UDP/RTP," IETF Network Working Group, RFC 3242, Apr. 2002.
14. C. Bormann, "RObust Header Compression (ROHC) over PPP," IETF Network Working Group RFC 3241, Apr. 2002.
15. G. Dittmann. (2000) Programmable Finite State Machines for High-Speed Communication Components, Master's Thesis. Darmstadt Univ. of Technology. [Online]http://www.zurich.ibm.com/ged/Header-Parser_Dittmann. pdf
16. D. E. Taylor, A. Herkersdorf, A. Döring, and G. Dittmann, "Robust Header Compression (ROHC) in Next-Generation Network Processors," Dept. Computer Science and Engineering, Washington Univ., St. Louis, MO, Tech. Rep. WUCSE-2004-99, Sep. 2002.
17. "36Mb DDR SIO SRAM 2-Word Burst," Micron Technology Inc., Datasheet, Dec. 2002.
18. "256 Mb Double Data Rate (DDR) SDRAM," Micron Technology Inc., Datasheet, Oct. 2002.
19. "Virtex-E 1.8 V Field Programmable Gate Arrays," Xilinx Inc., Xilinx Datasheet (DS022), 2001.
20. "IBM, Xilinx shake up art of chip design with new custom product, IBM and Xilinx, Press Release," IBM, http://www-3.ibm.com/chips/ products/asics/products/cores/efpga.html, Jun. 2002.
21. D. E. Taylor, J. S. Turner, J. W. Lockwood, and E. L. Horta, "Dynamic hardware plugins (DHP): Exploiting reconfigurable hardware for high-performance programmable routers," Computer Networks, vol. 38, pp. 295-310, Feb. 2002.
22. M. Arnold and H. Corporaal, "Designing domain-specific processors," in Proc. 9th Int. Symp. Hardware/Software Codesign (CODES'O1), Apr. 2001, pp. 61-66.
23. I.-J. Huang and A. M. Despain, "Generating instruction sets and microarchitectures from applications," in Proc. Int. Conf. Computer Aided Design (ICCAD'94), Nov. 1994, pp. 391-396.