An efficient approach to constrained via minimization for two-layer VLSI routing

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1999-January, Issue , 1999, Pages 149-152

  Tang, Maolin ^a   Eshraghian, Kamran ^a   Cheung, Hon Nin ^a  

^a EDITH COWAN UNIVERSITY   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN;

ARBITRARY NUMBER; NEW APPROACHES; TWO-LAYER; VLSI ROUTING; WIRE SEGMENTS;

VLSI CIRCUITS;

EID: 24644481629     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.1999.759982     Document Type: Conference Paper

References (11)

1. A. Hashimoto and J. Stevens, "Wire routing by optimizing channel assignment within large apparatus," Proc. 8th Design Automation Workshop, pp. 155-163, 1971.
2. K.R. Stevens and W.M. Vancleemput, "Global via elimination in generalized routing environment," Proc. Int. Symposium on Circuits and Systems, pp. 689-692, 1979.
3. Y. Kajitani, "On via minimization of routing in a 2-layer board," Proc. of IEEE International Conference On Circuits and Computers, pp. 295-298, 1980.
4. M.J. Ciesielski and E. Kinnen, "An optimal layer assignment for routing in IC's and PCB's," Proc. 18th Design Automation, pp. 733-737, 1981.
5. R.Y. Pinter, "Optimal layer assignment for interconnection," Proc. Int. Conf. On Circuits and Systems, pp. 389-401, 1982.
6. R.W. Chen, Y. Kajitani, and S.P. Chan, "A graph-theoretic via minimization algorithm for two-layer printed circuit boards," IEEE Trans. on Circuits and Systems, Vol. CAS-30, No. 5, pp284-299, 1983.
7. K.C. Chang and H.C. Du, "Efficient algorithm for layer assignment problem," IEEE Trans, on Computer-Aided Design, Vol. CAD-6, pp. 67-78, 1987.
8. Y. S. Kuo, T. C. Chern, and W. K. Shih, " Fastal-gorithm for optimal layer assignment, " Proc. 25th ACM/IEEE International Conference on Design Automation, pp 554-559, 1988.
9. X.-M. Xiong and E.S. Kuh, "A unified approach to the via minimization," IEEE Trans, on Circuits ans Systems, Vol. 36, No. 2, ppl90-2-4, 1989.
10. F. Barahona, "On via minimization," IEEE Trans, on Circuits and Systems, Vol. CAS-37, pp527-530, 1990.
11. K. Ahn and S. Sahni, "Constrained via minimization," IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, Vol. 12, No. 2, pp273-282, 1993.