The new framework of applications: The Aladdin system

Journal of Circuits, Systems and Computers

Volumn 12, Issue 6, 2003, Pages 769-781

  Zarándy, Ákos ^a   Rekeczky, Csaba ^a   Földesy, Péter ^a   Szatmári, István ^a  

^a INSTITUTE OF EXPERIMENTAL MEDICINE   (Hungary)

Author keywords

Cellular Visual Microprocessor; CNN technology; Vision system

Indexed keywords

ALGORITHMS; COMPUTER VISION; DIGITAL LIBRARIES; ERROR ANALYSIS; IMAGE PROCESSING; MICROPROCESSOR CHIPS; PERSONAL COMPUTERS; PROGRAM PROCESSORS;

CELLULAR VISUAL MICROPROCESSORS; CNN TECHNOLOGY; LOCAL LOGIC OPERATIONS; VISION SYSTEMS;

CELLULAR NEURAL NETWORKS;

EID: 2442583458     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0218126603001148     Document Type: Article

References (15)

1. L. O. Chua and L. Yang, "Cellular neural networks: Theory and application", IEEE Trans. Circuits Syst. 35 (1988) 1257-1290.
2. L. O. Chua and T. Roska, "The CNN paradigm", IEEE Trans. Circuits Syst. 740, 3 (1993) 147-156.
3. T. Roska and L. O. Chua, "The CNN universal machine: An analogic array computer", IEEE Trans. Circuits Syst. II 40 (1993) 163-173.
4. H. Harrer, J. A. Nossek, T. Roska, and L. O. Chua, "A current-mode DTCNN universal chip", Proc. IEEE Int. Symp. Circuits Systems, 1994, pp. 135-138.
5. J. M. Cruz, L. O. Chua, and T. Roska, "A fast, complex and efficient test implementation of the CNN universal machine", Proc. Third IEEE Int. Workshop on Cellular Neural Networks and Their Application (CNNA-94), Rome, December 1994, pp. 61-66.
6. R. Domínguez-Castro, S. Espejo, A. Rodríguez- Vázques, R. Carmona, P. Földesy, Á. Zarándy, P. Szolgay, T. Szirányi, and T. Roska, "A 0.8 μm CMOS 2-D programmable mixed-signal focal-plane array-processor with on-chip binary imaging and instructions storage", IEEE J. Solid State Circuits (1997).
7. A. Paasio, A. Kananen, and V. Porra, "A 176 × 144 processor binary I/O CNN-UM chip design", European Conf. Circuit Theory and Design - ECCTD'99, Design Automation Day Proceedings (ECCTD'99-DAD), Stresa, Italy, 1999.
8. S. Espejo, R. Domínguez-Castro, G. Liñán, and A. Rodríguez-Vázquez, "A 64 × 64 CNN universal chip with analog and digital I/O", Proc. 5th Int. Conf. Electronics, Circuits and Systems (ICECS-98), Lisbon, Portugal, 1998, pp. 203-206.
9. G. Liñán, R. Domínguez-Castro, S. Espejo, and A. Rodríguez-Vázquez, "ACE16k: A programmable focal plane vision processor with 128 × 128 resolution", European Conf. Circuit Theory and Design (ECCTD'01), Espoo, Finland, 28-31 August 2001, pp. 345-348.
10. P. Dudek and P. J. Hicks, "A CMOS general-purpose sampled-data analogue microprocessor", ISCAS 2000, Geneva, Switzerland, 28-31 May 2000.
11. Á. Zarándy, T. Roska, P. Szolgay, S. Zöld, P. Földesy, and I. Petrás, "CNN chip prototyping and development systems", European Conf. Circuit Theory and Design - ECCTD'99, Design Automation Day Proceedings (ECCTD'99-DAD), Stresa, Italy, 1999. pp. 69-81.
12. T. Roska, Á. Zarándy, S. Zöld, P. Földesy, and P. Szolgay, "The computational infrastructure of analogic CNN computing - Part I: The CNN-UM chip prototyping system", IEEE Trans. Circuits Syst. 746, 2 (1999) 261-268.
13. G. Liñán, R. Domínguez-Castro, S. Espejo, and A. Rodríguez-Vázquez, CNNUC3B User Guide, Instituto de Microelectrónica de Sevilla Centro Nacional de Microelectrónica, Universidad de Sevilla, 1999.
14. P. Földesy, G. Liñán, A. Rodríguez- Vázquez, S. Espejo, and R. Domínguez-Castro, "Sructure reconfigurability of the CNNUC3 for robust template operation", Proc. IEEE Int. Workshop on Cellular Neural Networks and Their Applications (CNNA'2000), Catania, 2000, pp. 289-294.
15. G. Liñán, P. Földesy, A. Rodríguez- Vázquez, and R. Domínguez-Castro, "Realization of nonlinear templates using the CNNUC3 prototype", Proc. Sixth IEEE Int. Workshop on Cellular Neural Networks and Their Applications (CNNA'2000), Catania, 2000. pp. 219-234.