Hardware implementation of a three-dimensional finite-difference time-domain algorithm

IEEE Antennas and Wireless Propagation Letters

Volumn 2, Issue , 2003, Pages 54-57

  Durbano, James P ^a   Ortiz, Fernando E ^b   Humphrey, John R ^b   Mirotznik, Mark S ^c   Prather, Dennis W ^b  

^a EM PHOTONICS INC   (United States)

^b UNIVERSITY OF DELAWARE   (United States)

^c CATHOLIC UNIVERSITY OF AMERICA   (United States)

Author keywords

Electromagnetic analysis; Field programmable gate array (FPGA); Finite difference methods; Hardware acceleration

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; DATA STORAGE EQUIPMENT; ELECTROMAGNETIC WAVE PROPAGATION; FIELD PROGRAMMABLE GATE ARRAYS; FINITE DIFFERENCE METHOD; INFORMATION ANALYSIS; PARALLEL PROCESSING SYSTEMS; TIME DOMAIN ANALYSIS;

COMPUTER-SYSTEM TECHNOLOGY; ELECTROMAGNETIC ANALYSIS; HARDWARE ACCELERATION; SOFTWARE-BASED SOLVERS;

COMPUTER HARDWARE;

EID: 2442575504     PISSN: 15361225     EISSN: None     Source Type: Journal    
DOI: 10.1109/LAWP.2003.812245     Document Type: Article

References (10)

1. K. S. Yee, "Numerical solution of initial boundary value problems involving Maxwell's equations in isotropic media," IEEE Trans. Antennas Propagat., vol. AP-14, pp. 302-307, May 1966.
2. H. Jordan, S. Bokhari, S. Staker, J. Sauer, M. ElHelbawy, and M. Piket-May, "Experience with ADI-FDTD techniques on the Cray MTA supercomputer," in Proc. SPIE Commercial Applications for High-Performance Computing, vol. 4528, 2001, pp. 68-76.
3. G. A. Schiavone, I. Codreanu, R. Palaniappan, and P. Wahid, "FDTD speedups obtained in distributed computing on a Linux workstation cluster," in Proc. IEEE Antennas Propagation Society Int. Symp., vol. 3, 2000, pp. 1336-1339.
4. J. R. Marek, M. A. Mehalic, J. Andrew, and J. Terzuoli, "A dedicated VLSI architecture for Finite-Difference Time Domain calculations," in Proc. 8th Annu. Rev. Progress Applied Computational Electromagnetics. Monterey, CA: Naval Postgraduate School, 1992.
5. J. R. Marek, "An Investigation of a Design for a Finite-Difference Time Domain (FDTD) Hardware Accelerator," M.S. thesis, Air Force Inst. Technol., Wright-Patterson AFB, OH, 1991.
6. R. N. Schneider, L. E. Turner, and M. M. Okoniewski, "Application of FPGA technology to accelerate the Finite-Difference Time-Domain (FDTD) method," in Proc. 10th ACM Int. Symp. Field-Programmable Gate Arrays, Monterey, CA, 2002.
7. P. Placidi, L. Verducci, G. Matrella, L. Roselli, and P. Ciampolini, "A custom VLSI architecture for the solution of FDTD equations," IEICE Trans. Electron., vol. E85-C, pp. 572-577, 2002.
8. L. Verducci, P. Placidi, G. Matrella, L. Roselli, F. Alimenti, P. Ciampolini, and A. Scorzoni, "A feasibility study about a custom hardware implementation of the FDTD algorithm," in Proc. 27th General Assembly URSI, Maastricht, Netherlands, 2002.
9. M.E.E. thesis, Dept. Elect. Comput. Eng., Univ. Delaware, Newark, DE, 2002.
10. R. Andraka, "A survey of CORDIC algorithms for FPGA based computers," in Proc. ACM/SIGDA Int. Symp. Field Programmable Gate Arrays, Monterey, CA, 1998.