Automatic process migration of datapath hard IP libraries

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2004, Pages 888-893

  Fang, Fang ^a   Zhu, Jianwen ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; DATA PROCESSING; GRAPH THEORY; INTELLECTUAL PROPERTY; LOGIC GATES; MATHEMATICAL MODELS; NUMERICAL ANALYSIS; TRANSISTORS; VLSI CIRCUITS;

AUTOMATIC PROCESS MIGRATION; FUNCTIONAL VARIETY; INTELLECTUAL PROPERTY (IP) LIBRARIES; LAYOUT COMPLEXITY; SHEAR-LINE APPROACH;

DIGITAL LIBRARIES;

EID: 2442522260     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. David Chinnery and Kurt Keutzer, Closing the gap between ASIC & custom, Kluwer Academic Publishers, 2002.
2. C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1979.
3. John K.Ousterhout, "Corner stitching: A data-structuring technique for VLSI layout tools," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 87-100, 1984.
4. Fook-Luen Heng, Zhan Chen, and Gustavo E.Tellez, "A VLSI artwork legalization technique based on a new criterion of minimum layout perturbation," in 1997 International Symposium on Physical Design, 1997, pp. 116-121.
5. Y.Eric Cho, "A subjective review of compaction," in 22nd Design Automation Conference, 1985, pp. 396-404.
6. David G.Boyer, "Symbolic layout compaction review," in 25th ACM/IEEE Design Automation Conference, 1988, pp. 383-389.
7. Tom Burd, "Very low power cell library," Tech. Rep., University of California, Berkeley, 1995.
8. Christopher Kingsley, "A hiererachical, error-tolerant compactor," in 21st Design Automation Conference, 1984, pp. 126-132.
9. 1.5logn) 1-d compaction algorithm," in 27st ACM/IEEE Design Automation Conference, 1990, pp. 382-387.