-
1
-
-
0029391690
-
A 40 nm gate length n-MOSFET
-
Oct.
-
M. Ono, M. Saito, T. Yoshitomi, C. Fiegna, T. Ohguro, and H. Iwai, "A 40 nm gate length n-MOSFET," IEEE Trans. Electron Devices, vol. 42, pp. 1822-1830, Oct. 1995.
-
(1995)
IEEE Trans. Electron Devices
, vol.42
, pp. 1822-1830
-
-
Ono, M.1
Saito, M.2
Yoshitomi, T.3
Fiegna, C.4
Ohguro, T.5
Iwai, H.6
-
2
-
-
0033280895
-
High performance 50-nm physical gate length pMOSFETs by using low temperature activation by recrystallization scheme
-
K. Tsuji, K. Takeuchi, and T. Mogami, "High performance 50-nm physical gate length pMOSFETs by using low temperature activation by recrystallization scheme," in Symp. VLSI Tech. Dig., 1999, pp. 9-10.
-
Symp. VLSI Tech. Dig., 1999
, pp. 9-10
-
-
Tsuji, K.1
Takeuchi, K.2
Mogami, T.3
-
3
-
-
0033280391
-
Co salicide compatible 2-step activation annealing process for deca-nano scaled MOSFETs
-
K. Goto, Y. Sambonsugi, and T. Sugii, "Co Salicide compatible 2-step activation annealing process for deca-nano scaled MOSFETs," in Symp. VLSI Tech. Dig., 1999, pp. 49-50.
-
Symp. VLSI Tech. Dig., 1999
, pp. 49-50
-
-
Goto, K.1
Sambonsugi, Y.2
Sugii, T.3
-
4
-
-
0033281013
-
65 nm physical gate length NMOSFETs with heavy ion implanted pockets and highly reliable 2 nm-thick gate oxide for 1.5 V operation
-
C. Caillat, S. Deleonibus, G. Guegan, S. Tedesco, B. Dal'zotto, M. Heitzmann, F. Martin, P. Mur, B. Marchand, and F. Balestra, "65 nm physical gate length NMOSFETs with heavy ion implanted pockets and highly reliable 2 nm-thick gate oxide for 1.5 V operation," in Symp. VLSI Tech. Dig., 1999, pp. 89-90.
-
Symp. VLSI Tech. Dig., 1999
, pp. 89-90
-
-
Caillat, C.1
Deleonibus, S.2
Guegan, G.3
Tedesco, S.4
Dal'zotto, B.5
Heitzmann, M.6
Martin, F.7
Mur, P.8
Marchand, B.9
Balestra, F.10
-
5
-
-
0003899569
-
30 nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays
-
Dec.
-
R. Chau, J. Kavalieros, B. Roberds, R. Schenker, D. Lionberger, D. Barlage, B. Doyle, R. Arghavani, A. Murthy, and G. Dewey, "30 nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays," in IEDM Tech. Dig., Dec. 2000, pp. 45-48.
-
(2000)
IEDM Tech. Dig.
, pp. 45-48
-
-
Chau, R.1
Kavalieros, J.2
Roberds, B.3
Schenker, R.4
Lionberger, D.5
Barlage, D.6
Doyle, B.7
Arghavani, R.8
Murthy, A.9
Dewey, G.10
-
6
-
-
0034454556
-
45-nm gate length CMOS technology and beyond using steep halo
-
Dec.
-
H. Wakabayashi, M. Ueki, M. Narihiro, T. Fukai, N. Ikezawa, T. Matsuda, K. Yoshida, K. Takeuchi, Y. Ochiai, T. Mogami,and T. Kunio, "45-nm gate length CMOS technology and beyond using steep halo," in IEDM Tech. Dig., Dec. 2000, pp. 49-52.
-
(2000)
IEDM Tech. Dig.
, pp. 49-52
-
-
Wakabayashi, H.1
Ueki, M.2
Narihiro, M.3
Fukai, T.4
Ikezawa, N.5
Matsuda, T.6
Yoshida, K.7
Takeuchi, K.8
Ochiai, Y.9
Mogami, T.T.10
Kunio11
-
7
-
-
84857058270
-
The international technology roadmap for semiconductors: 2002 Update
-
The International Technology Roadmap for Semiconductors: 2002 Update [Online] Available: http://public.itrs.net/
-
-
-
-
8
-
-
0035872897
-
High-κ gate dielectrics: Current status and materials properties considerations
-
G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High-κ gate dielectrics: current status and materials properties considerations," J. Appl. Phys., vol. 89, no. 10, pp. 5243-5275, 2001.
-
(2001)
J. Appl. Phys.
, vol.89
, Issue.10
, pp. 5243-5275
-
-
Wilk, G.D.1
Wallace, R.M.2
Anthony, J.M.3
-
9
-
-
0035714649
-
Degradation of current drivability by the increase of Zr concentrations in Zr-silicate MISFET
-
Dec.
-
T. Yamaguchi, H. Satake, and N. Fukushima, "Degradation of current drivability by the increase of Zr concentrations in Zr-silicate MISFET," in IEDM Tech. Dig., Dec. 2001, pp. 663-666.
-
(2001)
IEDM Tech. Dig.
, pp. 663-666
-
-
Yamaguchi, T.1
Satake, H.2
Fukushima, N.3
-
10
-
-
0036045318
-
3 gate dielectric
-
3 gate dielectric," in Symp. VLSI Tech. Dig., 2002, pp. 188-189.
-
Symp. VLSI Tech. Dig., 2002
, pp. 188-189
-
-
Torii, K.1
Shimamoto, Y.2
Saito, S.3
Tonomura, O.4
Hiratani, M.5
Manabe, Y.6
Caymax, M.7
Maes, J.W.8
-
11
-
-
0036932011
-
75 nm damascene metal gate and high-κ integration for advanced CMOS devices
-
Dec.
-
B. Guillaumot, X. Garros, F. Lime, K. Oshima, B. Travel, J. A. Chroboczek, P. Masson, R. Truche, A. M. Papon, F. Martin, J. F. Damlencourt, S. Maitrejean, M. Rivoire, C. Leroux, S. Cristoloveanu, G. Ghibaudo, J. L. Autran, T. Skotnicki , and S. Deleonibus, "75 nm damascene metal gate and high-κ integration for advanced CMOS devices," in IEDM Tech. Dig., Dec. 2002, pp. 355-358.
-
(2002)
IEDM Tech. Dig.
, pp. 355-358
-
-
Guillaumot, B.1
Garros, X.2
Lime, F.3
Oshima, K.4
Travel, B.5
Chroboczek, J.A.6
Masson, P.7
Truche, R.8
Papon, A.M.9
Martin, F.10
Damlencourt, J.F.11
Maitrejean, S.12
Rivoire, M.13
Leroux, C.14
Cristoloveanu, S.15
Ghibaudo, G.16
Autran, J.L.17
Skotnicki, T.18
Deleonibus, S.19
-
12
-
-
0036931225
-
2 gate dielectric MOSFETs using deuterium anneal
-
Dec.
-
2 gate dielectric MOSFETs using deuterium anneal," in IEDM Tech. Dig., Dec. 2002, pp. 613-616.
-
(2002)
IEDM Tech. Dig.
, pp. 613-616
-
-
Choi, R.1
Onishi, K.2
Kang, C.S.3
Gopalan, S.4
Nieh, R.5
Kim, Y.H.6
Han, J.H.7
Krishnan, S.8
Cho, H.-J.9
Shahriar, A.10
Lee, J.C.11
-
13
-
-
0036932242
-
y advanced gate dielectrics with Poly-Si gate electrode
-
Dec.
-
y advanced gate dielectrics with Poly-Si gate electrode," in IEDM Tech. Dig., Dec. 2002, pp. 857-860.
-
(2002)
IEDM Tech. Dig.
, pp. 857-860
-
-
Choi, C.H.1
Rhee, S.J.2
Jeon, T.S.3
Lu, N.4
Sim, J.H.5
Clark, R.6
Niwa, M.7
Kwong, D.L.8
-
14
-
-
0035300628
-
2O and NO oxynitrides
-
2O and NO oxynitrides," Jpn J. Appl. Phys., pt. 1, vol. 40, no. 4B, pp. 2597-2602, 2001.
-
(2001)
Jpn J. Appl. Phys., Pt. 1
, vol.40
, Issue.4 B
, pp. 2597-2602
-
-
Ishihara, T.1
Takagi, S.2
Kondo, M.3
-
15
-
-
0001498374
-
2 gate dielectric stacks during postdeposition oxidation
-
2 gate dielectric stacks during postdeposition oxidation," Appl. Phys. Lett., vol. 77, no. 12, pp. 1885-1887, 2000.
-
(2000)
Appl. Phys. Lett.
, vol.77
, Issue.12
, pp. 1885-1887
-
-
Houssa, M.1
Afanas'ev, V.V.2
Stesmans, A.3
Heyns, M.M.4
-
16
-
-
0036045182
-
+ poly-Si gates using chemical oxides and optimized post-annealing
-
+ poly-Si gates using chemical oxides and optimized post-annealing," in Symp. VLSI Tech. Dig., 2002, pp. 88-89.
-
Symp. VLSI Tech. Dig., 2002
, pp. 88-89
-
-
Wilk, G.D.1
Green, M.L.2
Ho, M.-Y.3
Busch, B.W.4
Sorsch, T.W.5
Klemens, F.P.6
Brijs, B.7
Van Dover, R.B.8
Kornblit, A.9
Gustafsson, T.10
Garfunkel, E.11
Hillenius, S.12
Monroe, D.13
Kalavade, P.14
Hergenrother, J.M.15
-
17
-
-
0028747841
-
On the universality of inversion layer mobility in Si MOSFETs: Part I - effects of substrate impurity concentration
-
Dec.
-
S. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFETs: part I - effects of substrate impurity concentration," IEEE Trans. Electron Devices, vol. 41, pp. 2357-2362, Dec. 1994.
-
(1994)
IEEE Trans. Electron Devices
, vol.41
, pp. 2357-2362
-
-
Takagi, S.1
Toriumi, A.2
Iwase, M.3
Tango, H.4
-
18
-
-
0032662219
-
Characterization of inversion-layer capacitance of holes in Si MOSFETs
-
July
-
S. Takagi, M. Takayanagi, and A. Toriumi, "Characterization of inversion-layer capacitance of holes in Si MOSFETs," IEEE Trans. Electron Devices, vol. 46, pp. 1446-1450, July 1999.
-
(1999)
IEEE Trans. Electron Devices
, vol.46
, pp. 1446-1450
-
-
Takagi, S.1
Takayanagi, M.2
Toriumi, A.3
|