Fine-grained power management for multithreaded processor cores

Proceedings of the ACM Symposium on Applied Computing

Volumn 1, Issue , 2004, Pages 907-908

  Uhrig, Sascha ^a   Ungerer, Theo ^a  

^a UNIVERSITY OF AUGSBURG   (Germany)

Author keywords

Multithreading; Performance adaptation; Power aware program execution; Power management

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER HARDWARE; COMPUTER SIMULATION; ELECTRIC POTENTIAL; SCHEDULING; SWITCHING;

MULTITHREADING; PERFORMANCE ADAPTATION; POWER-AWARE PROGRAM EXECUTION; POWER-MANAGEMENT;

PROGRAM PROCESSORS;

EID: 2442505776     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/967900.968083     Document Type: Conference Paper

References (9)

1. D.M. Brooks et al. Power-aware Microarchitecture: Designing and Modeling Challenges for Next-generation Microprocessors. 20(6):26-44, Nov./Dec. 2000.
2. Intel Corporation. Intel PXA26x Processor Family Developer's Manual, Oct. 2002.
3. J. Kreuzinger, U. Brinkschulte, M. Pfeffer, S. Uhrig, and T. Ungerer. Real-time Event-handling and Scheduling on a Multithreaded Java Microcontroller. Microprocessors and Microsystems, 27(1):19-31, Feb. 2003.
4. G. Semeraro, D. H. Albonesi, S. G. Dropsho, G. Magklis, S. Dwarkadas, and M. L. Scott. Dynamic frequency and voltage control for a multiple clock domain microarchitecture. In 35th International Symposium on Microarchitecture (MICRO-35), Istanbul, Turkey, pages 356-367, Nov. 2002.
5. J. Seng, D. Tullsen, and G. Cai. Power-sensitive multithreaded architecture. In 2000 IEEE International Conference on Computer Design: VLSI in Computers and Processors, Austin, TX, USA, pages 199-206, 2000.
6. H. So and A. Woo. A Simple Energy Saving Scheme on PDAs Using Hardware Scheduled DVS. Technical report, Dec. 1998. http://www.cs.berkeley.edu/awoo/ cs252/report.html.
7. Transmeta Corporation. Crusoe TM5500/TM5800 System Design Guide, July 2002.
8. S. Uhrig, C. Liemke, M. Pfeffer, J. Becker, U. Brinkschulte, and T. Ungerer. Implementing real-time scheduling within a multithreaded java microcontroller. In 35th International Symposium on Microarchitecture (MICRO-35), 6th Workshop on Multithreaded Execution, Architecture and Compilation (MTEAC-6), Istanbul, Turkey, pages 57-64, Nov. 2002.
9. S. Uhrig and T. Ungerer. Hardware-based power management for real-time applications. In Second International Symposium on Parallel and Distributed Computing (ISPDC), Ljubljana, Slovenia, Oct. 2003. http://www.informatik.uni- augsburg.de/sik/research/komodo.