Design automation for deepsubmicron: Present and future

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 650-657

  Otten, Ralph H J M ^a,b,c   Camposano, Raul ^a,b,c   Groeneveld, Patrick R ^a,b,c  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b SYNOPSYS INC   (United States)

^c Magma Design Autonation   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACCURATE ANALYSIS; ADVANCING TECHNOLOGY; DEEP SUB-MICRON; DESIGN AUTOMATIONS; DESIGN TECHNOLOGIES; LAYOUT SYNTHESIS; PLACEMENT AND ROUTING; SIGNAL INTEGRITY;

EXHIBITIONS; GATES (TRANSISTOR);

COMPUTER AIDED DESIGN;

EID: 2442431609     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998368     Document Type: Conference Paper

References (22)

1. Blast Fusion white paper. Magma Design Automation, May 1999.
2. L. Benini and G. DeMicheli. Dynamic Power Management, Design Techniques for CAD Tools. Kluwer Academic Publishers, Boston, Ma, U.S.A., 1998.
3. J. Black. Mass transport of aluminium by momentum exchange with conducting electrons. Proceedings 6th annual Reliability Physics Symposium, pages 148{153, 1967.
4. I. Blech. Electromigration in thin aluminum films on titanium nitride. Journal of Applied Physics, 19:1203, 1976.
5. R. Camposano and D. MacMillen. Design technology for systems on a chip. Proceedings VLSI-SoC, Montpellier, France, pages 3-7, December 2001.
6. J. Cong. An interconnect-centric design flow for nanometer technologies. Proceedings of the IEEE, 89(4):505-528, April 2001.
7. A. Deutsch, P. Coteus, G. Kopcsay, H. Smith, C. Surovic, B. Krauter, D. Edelstein, and P. Restle. On-chip wiring design challenges forgigahertz operation. Proceedings of the IEEE, 89(4):529-555, April 2001.
8. A. B. Kahng and Y. Pati. Sub wave lengthlithography and its potential impact on design and eda. Proceedings 36th Design Automation Conference, New Orleans(LA), U.S.A., pages 799804, 1999.
9. A. B. Kahng, G. Robins, A. Singh, H. Wang, and Zelikovsky. Filling and slotting: Analysis and algorithms. Proceedings International Symposium on Physical De- sign, Monterey(CA), U.S.A., pages 95-102, 1998.
10. K. Keutzer, S. Malik, A. Newton, J. M. Rabaey ,and A. Sangiovanni-Vincentelli. System-level design: Orthog- onalization of concerns and platform-based design. IEEE T ransactions on ICCAD, 19(21):1523-1543, December 2000.
11. S. Khatri, A. Mehrotra, R. K. Brayton, A. Sangiovanni- Vincentelli, and R. H. Otten. A novel vlsi layout fabric for deep sub-micron applications. Proceedings 36th Design Automation Conference, New Orleans(LA), U.S.A., pages 491-496, June 1999.
12. D. MacMillen, M. Butts, R. Camposano, D. Hill, and T. Williams. An industrial view of electronic design automation. IEEE Transactions on ICCAD, 19(21):1428-1448, December 2000.
13. R. H. Otten. Complexity and diversity in ic layout de- sign. Proceedings International Conference on Circuits and Computers, New York(NY), U.S.A., pages 764-767, October 1980.
14. R. H. Otten. Global wires harmful? Proceedings 1998 International Symposium on Physical Design, Mon- terey(CA), U.S.A., pages 104-109, April 1998.
15. R. H. Otten. Timing closure: the solution and its problems. Proceedings ASP-DA C2000, Yokohama, Japan, pages 359-364, January 2000.
16. R. H. Otten and R. K. Brayton. Planning for performance. Proceedings 35th Design Automation Conference, San Francisco(CA), U.S.A., pages 122-127, June 1998.
17. R. H. Otten and G. S. Garcea. Are wires plannable? 2001 International Workshop on System-Level Interconnect Prediction, Sonoma(CA), U.S.A., pages 5965, April 2001.
18. R. H. Otten and P. Stravers. Challenges in physical chip design. Proceedings International Conference on Computer Aided Design, San José(CA), U.S.A., pages 84-91, November 2000.
19. R. H. Otten, L. P. van Ginneken, and N. V. Shenoy. Speed: new paradigms in design for performance. Proceedings International Conference on Computer Aided Design, San José(CA), U.S.A., page 700, November 1996.
20. M. L. Rieger, J. Mayhew, and S. Panchapakesan. Layout design metholdologies for sub-wave length manufacturing. Proceedings 38th Design Automation Conference, pages 85-88, 2001.
21. W. Savage, J. Chilton, and R. Camposano. I.p. reuse in the system on a chip era. Proceedings of the 13th ISSS, Madrid, Spain, 99:2-7, September 20-22 2000.
22. I. Sutherland, B. Sproull, and D. Harris. Logical Effort: designing fast CMOS circuits. Morgan Kaufmann Publishers, San Francisco, CA, U.S.A., 1999.