-
1
-
-
31244433077
-
Optimizing area and aspect ratio in straight-line orthogonal tree drawings
-
T.M. Chan, M. Goodrich, S. Rao Kosaraju, and R. Tamassia. Optimizing area and aspect ratio in straight-line orthogonal tree drawings. Computational Geometry: Theory and Applications, 23:153-162, 2002.
-
(2002)
Computational Geometry: Theory and Applications
, vol.23
, pp. 153-162
-
-
Chan, T.M.1
Goodrich, M.2
Kosaraju, S.R.3
Tamassia, R.4
-
2
-
-
38149048215
-
A note on optimal area algorithms for upward drawings of binary trees
-
P. Crescenzi, G. Di Battista, and A. Piperno. A note on optimal area algorithms for upward drawings of binary trees. Comput. Geom. Theory Appl., 2:187-200, 1992.
-
(1992)
Comput. Geom. Theory Appl.
, vol.2
, pp. 187-200
-
-
Crescenzi, P.1
Di Battista, G.2
Piperno, A.3
-
3
-
-
0039346907
-
Linear-area upward drawings of AVL trees
-
special issue on Graph Drawing, edited by G. Di Battista and R. Tamassia
-
P. Crescenzi, P. Penna, and A. Piperno. Linear-area upward drawings of AVL trees. Comput. Geom. Theory Appl., 9:25-42, 1998. (special issue on Graph Drawing, edited by G. Di Battista and R. Tamassia).
-
(1998)
Comput. Geom. Theory Appl.
, vol.9
, pp. 25-42
-
-
Crescenzi, P.1
Penna, P.2
Piperno, A.3
-
4
-
-
0003925394
-
-
Prentice Hall, Upper Saddle River, NJ
-
G. Di Battista, P. Eades, R. Tamassia, and I. G. Tollis. Graph Drawing. Prentice Hall, Upper Saddle River, NJ, 1999.
-
(1999)
Graph Drawing
-
-
Di Battista, G.1
Eades, P.2
Tamassia, R.3
Tollis, I.G.4
-
7
-
-
0347646677
-
Area-efficient algorithms for straight-line tree drawings
-
C.-S. Shin, S.K. Kim, S.-H. Kim, and K.-Y. Chwa. Area-efficient algorithms for straight-line tree drawings. Comput. Geom. Theory Appl., 15:175-202, 2000.
-
(2000)
Comput. Geom. Theory Appl.
, vol.15
, pp. 175-202
-
-
Shin, C.-S.1
Kim, S.K.2
Kim, S.-H.3
Chwa, K.-Y.4
-
8
-
-
0043042010
-
A note on minimum-area upward drawing of complete and Fibonacci trees
-
L. Trevisan. A note on minimum-area upward drawing of complete and Fibonacci trees. Inform. Process. Lett., 57(5):231-236, 1996.
-
(1996)
Inform. Process. Lett.
, vol.57
, Issue.5
, pp. 231-236
-
-
Trevisan, L.1
-
9
-
-
0019532794
-
Universality considerations in VLSI circuits
-
L. Valiant. Universality considerations in VLSI circuits. IEEE Trans. Comput., C-30(2):135-140, 1981.
-
(1981)
IEEE Trans. Comput.
, vol.C-30
, Issue.2
, pp. 135-140
-
-
Valiant, L.1
|