On theoretical upper bounds for routing estimation

Journal of Universal Computer Science

Volumn 11, Issue 6, 2005, Pages 916-925

  He, Fei ^a   Cheng, Lerong ^b   Yang, Guowu ^b   Song, Xiaoyu ^b   Gu, Ming ^a   Sun, Jiaguang ^a  

^a TSINGHUA UNIVERSITY   (China)

^b PORTLAND STATE UNIVERSITY   (United States)

Author keywords

Algorithms; CAD; Global routing; Integrated circuits

Indexed keywords

EID: 23844479533     PISSN: 0958695X     EISSN: 09486968     Source Type: Journal    
DOI: None     Document Type: Review

References (12)

1. [Burstein 83] M. Burstein and R. Pelavin: "Hierarchical wire routing" ; IEEE Transactions on Computer-Aided Design, 2(4), pp.223-234, October 1983.
2. [Oho 98] J. D. Cho and M. Sarrafzadeh: "Four-bend top-down global routing"; IEEE Transactions on Computer-Aided Design, 17(9), pp.793-802, September 1998.
3. [Cho 00] J. D. Cho: "Wiring space and length estimation in two-dimensional arrays"; IEEE Transactions on Computer-Aided Design, 19(5), pp. 612-615, May, 2000.
4. [Gamal 81] A.A. El Gamal and Z.A. Syed: "A stochastic model for interconnections in custom integrated circuits"; IEEE Transactions on Circuits & Systems, 28(9), pp. 888-894, 1981.
5. [Karp 87] R. M. Karp, F.T. Leighton, R. L. Rivest, C. D. Thompson, U. V. Vazirani and V. V. Vazirani: "Global wire routing in two-dimensional array" ; Algorithmica, 2(1), pp. 113-129, 1987.
6. [Kuh 86] E. S. Kuh, and M. Marek-Sadowska: "Global routing"; in Layout Design and Verification. T. Ohtsuki, Ed., North-Holland, 1986.
7. [Li 84] J.-T. Li and M. Marek-Sadowska: "Global routing for gate arrays" ; IEEE Transactions on Computer-Aided Design, 3(4), pp. 298-307, October 1984.
8. [Luk 87] W. K. Luk, P. Sipala, M. Tamminen, D. Tang, L. S. Woo, and C. K. Wong: "A hierarchical global wiring algorithm for custom chip design" ; IEEE Transactions on Computer-Aided Design, Vol. 6, pp.518-533, July 1987.
9. [Sarrafzadeh 90] M. Sarrafzadeh and D. Zhou: "Global routing of short nets in two-dimensional arrays"; International Journal of Computer Aided VLSI Design, Vol. 2, pp. 197-211, 1990.
10. [Sherwani 95] N. Sherwani: Algorithms for VLSI Physical Design Automation. Kluwer Academic Publishers, 1995.
11. [Song 00] X. Song, Y. Tang, D. Zhou and Y. Wang: "Wire space estimation and routability analysis"; IEEE Transactions on Computer-Aided Design, 19(5), May 2000.
12. [Veccchi 83] M. P. Veccchi and S. Kirkpatrick: "Global wiring by simulated annealing"; IEEE Transactions on Computer-Aided Design, 2(4), pp. 215-222, 1983.