AEGIS: A single-chip secure processor

Information Security Technical Report

Volumn 10, Issue 2, 2005, Pages 63-73

  Suh, G Edward ^a   O'Donnell, Charles W ^a   Devadas, Srinivas ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER SOFTWARE; DATA STORAGE EQUIPMENT; EMBEDDED SYSTEMS; RANDOM PROCESSES; SECURITY OF DATA;

AEGIS - MICROPROCESSOR CHIP; AUTHENTICATION; COMPUTING DEVICES; OFF-CHIP MEMORIES;

MICROPROCESSOR CHIPS;

EID: 23444439038     PISSN: 13634127     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.istr.2005.05.002     Document Type: Article

References (16)

1. T. Alves, and D. Felton Trustzone: integrated hardware and software security July 2004 ARM [white paper]
2. R.J. Anderson Security engineering: a guide to building dependable distributed systems 2001 John Wiley and Sons
3. J. Claessens, B. Preneel, and J. Vandewalle (How) can mobile agents do secure electronic transactions on untrusted hosts? A survey of the security issues and the current solutions ACM Transactions on Internet Technology 3 February 2003
4. B. Gassend, G.E. Suh, D. Clarke, M. van Dijk, and S. Devadas Caches and merkle trees for efficient memory integrity verification Proceedings of ninth international symposium on high performance computer architecture February 2003
5. B. Jun, and P. Kocher The intel random number generator April 1999 Cryptography Research Inc [white paper]
6. P. Kocher, J. Jaffe, and B. Jun Differential power analysis Lecture notes in computer science 1666 1999 388 397
7. J.-W. Lee, D. Lim, B. Gassend, G.E. Suh, M. van Dijk, and S. Devadas A technique to build a secret key in integrated circuits with identification and authentication applications Proceedings of the IEEE VLSI circuits symposium June 2004
8. Microsoft Next-generation secure computing base
9. C.W. O'Donnell, G.E. Suh, and S. Devadas PUF-based random number generation In MIT CSAIL CSG Technical Memo 481 November 2004
10. OpenRISC 1000 Project
11. C. Petrie, and J. Connelly A noise-based IC random number generator for applications in cryptography IEEE TCAS II 46 1 January 2000 56 62
12. S.W. Smith, and S.H. Weingart Building a high-performance, programmable secure coprocessor Computer networks (Special issue on Computer Network Security) vol. 31 April 1999 831 860
13. G.E. Suh, D. Clarke, B. Gassend, M. van Dijk, and S. Devadas Efficient memory integrity verification and encryption for secure processors Proceedings of the 36th Int'l symposium on microarchitecture Dec 2003 339 350
14. G.E. Suh, C.W. O'Donnell, I. Sachdev, and S. Devadas Design and implementation of the AEGIS single-chip secure processor using physical random functions Proceedings of the 32nd annual international symposium on computer architecture June 2005 MIT-CSAIL-CSG-Memo-483 is an updated version available at http://csg.csail.mit.edu/pubs/memos/Memo-483/Memo-483.pdf
15. T.C. Group TCG specification architecture overview revision 1.2 2004
16. Yee BS. Using secure coprocessors. PhD thesis, Carnegie Mellon University; 1994.