An output impedance-based design of voltage regulator output capacitors for high slew-rate load current transients

Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC

Volumn 1, Issue , 2004, Pages 304-310

  Wei, Jia ^a   Lee, Fred C ^a  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

Author keywords

High slew rate; Impdeance; Output capacitor; Voltage regulator (VR)

Indexed keywords

BANDWIDTH; CAPACITANCE; CERAMIC CAPACITORS; COMPUTER SIMULATION; ELECTRIC LOADS; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; SWITCHING;

OUTPUT CAPACITORS; SLEW-RATE LOAD CURRENTS; SWITCHING FREQUENCY; VOLTAGE TOLERANCES;

VOLTAGE REGULATORS;

EID: 2342648766     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APEC.2004.1295826     Document Type: Conference Paper

References (20)

1. Intel Technology Symposium 2001 report.
2. Intel Corp., "Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 10.0 Design Guidelines," April 2003.
3. M. Zhang, M. Jovanovic and F. C. Lee, "Design Considerations for Low-Voltage On-Board DC/DC Modules for Next Generations of Data Processing Circuits," IEEE Transactions on Power Electronics, volume: 11, issue: 2, March 1996, pp. 328-337.
4. X. Zhou, P. L. Wong, P. Xu, F. C. Lee and A. Q. Huang, "Investigation of Candidate VRM Topologies for Future Microprocessors, " IEEE Transactions on Power Electronics, volume: 15, issue: 6, Nov. 2000, pp. 1172-1182.
5. X. Zhou, P. Xu and F. C. Lee, "A High Power Density, High Frequency and Fast Transient Voltage Regulator Module with a Novel Current Sharing Technique," in Proc. IEEE Appl. Power Electron. Conf. (APEC), 1999, pp. 289-294.
6. Y. Panvo and M. Jovanovic, "Design Consideration for 12-V/1.5-V, 50-A Voltage Regulator Modules," in Proc. IEEE Appl. Power Electron. Conf. (APEC), 2000, pp. 776-783.
7. P. Xu, X. Zhou, P. Wong, K. Yao and F. C. Lee, "Design and Performance Evaluation of Multi-Channel Interleaving Quasi-Square-Ware Buck Voltage Regulator Module," HFPC'00.
8. R. Miftakhutdinov, "Analysis and Optimization of Synchronous Buck Converter at High Slew-Rate Load Current Transients," proceedings of IEEE PESC'00, pp. 714-720.
9. R. Miftakhutdinov, "Analysis of Synchronous Buck Converter with Hysteretic Controller at High Slew-Rate Load Current Transients," proceedings of HFPC99, pp. 55-69.
10. R. Miftakhutdinov, "Optimal Design of Interleaved Synchronous Buck Converter at High Slew-Rate Load Current Transients." proceedings of IEEE PESC'01, pp. 1714-1718.
11. A. Rozman and K. Fellhoelter, "Circuit Considerations for Fast, Sensitive, Low Voltage Loads in a Distributed Power System," proceedings of IEEE APEC'95, pp. 34-42.
12. D. Briggs, R. Martinez, R. Miftakhutdinov and D. Skelton, "A Fast, Efficient Synchronous-Buck Controller for Microprocessor Power Supplies," proceedings of HFPC98.
13. P. Wong, F.C. Lee, Z. Zhou and J. Chen, "VRM Transient sSudy and Output Filter Design for Future Processors," proceedings of IECON '98, pp. 410-415.
14. A. Waizman and C.Y. Chung, "Resonant Free Power Network Design Using Extended Adaptive Voltage Positioning (EAVP) Methodology," IEEE Trans. Advanced Packaging, vol. 24, Aug. 2001, pp. 236-244.
15. R. Redl and N.O. Sokal, "Near-Optimum Dynamic Regulation of DC-DC Converters Using Feed-Forward of Output Current and Input Voltage with Current-Mode Control", IEEE Trans. Power Electro, vol. 1, July 1986. pp. 181-192.
16. G. K. Schoneman and D.M. Mitchell, "Output Impedance Considerations for Switching Regulators with Current Injected control," proceedings of IEEE PESC, 1987, pp. 324-335.
17. R.Redl, B.P. Erisman and Z. Zansky, "Optimizing the Load Transient Response of the Buck Converter," proceedings of IEEE APEC'98, pp. 170-176.
18. K. Yao, Y. Meng, P. Xu and F.C. Lee, "Design Considerations for VRM Transient Response Based on the Output Impedance," proceedings of IEEE APEC'02.
19. J. Wei, and F. C. Lee, "A Novel Soft-Switched High-Frequency High-Efficiency High-Current 12V Voltage Regulator - Phase-Shift Buck Converter", in Proc. IEEE Appl. Power Electron. Conf. (APEC), 2003, pp. 724-730.
20. C. Blake, R. Monteiro and A. Sawle, "Optimizing Gate Drive Voltage to Achieve over 85% Efficiency in a 4-Phase, 100A Voltage Regulator Module (VRM)", proceedings of Intel Technology Symposium 2002.