메뉴 건너뛰기




Volumn 5288, Issue , 2003, Pages 167-172

Wafer Level Packaging Technology for Low-Loss On-chip Transmission Lines and Inductors

Author keywords

Inductor; Integrated passives; Silicon; Thin film; Transmission line

Indexed keywords

BONDING; COMPUTER SIMULATION; COSTS; ELECTRIC INDUCTORS; ELECTRIC LINES; ELECTRONICS PACKAGING; METALLIZING; PASSIVATION; PHOTOLITHOGRAPHY; POLYSILICON; SILICON WAFERS; SUBSTRATES; THIN FILMS; WAVEGUIDES;

EID: 2342619621     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (1)

References (10)
  • 1
    • 0033280207 scopus 로고    scopus 로고
    • High Q inductors in a SiGe BiCMOS process utilizing a thick metal process add-on module
    • Minneapolis, MN, Sept, 26-28
    • R. Groves, J. Malinowski, R. Volant, and D. Jadus, "High Q inductors in a SiGe BiCMOS process utilizing a thick metal process add-on module," presented at IEEE BCTM, Minneapolis, MN, pp. 149-152, Sept, 26-28, 1999.
    • (1999) IEEE BCTM , pp. 149-152
    • Groves, R.1    Malinowski, J.2    Volant, R.3    Jadus, D.4
  • 2
    • 2342581628 scopus 로고    scopus 로고
    • Chapter 10: Integrated Inductors
    • L. Schaper and R. Ulrich, Eds., IEEE Press, July
    • G. Carchon and W. De Raedt, "Chapter 10: Integrated Inductors," in Integrated Passive Component Technology, L. Schaper and R. Ulrich, Eds., IEEE Press, July 2003.
    • (2003) Integrated Passive Component Technology
    • Carchon, G.1    De Raedt, W.2
  • 5
    • 0036713966 scopus 로고    scopus 로고
    • Silicon-based high-Q inductors incorporating electroplated copper and low-K BCB dielectric
    • X. Huo, K. J. Chen, and P. C. H. Chan, "Silicon-based high-Q inductors incorporating electroplated copper and low-K BCB dielectric," IEEE Electron Device Letters, vol. 23, pp. 520-522, 2002.
    • (2002) IEEE Electron Device Letters , vol.23 , pp. 520-522
    • Huo, X.1    Chen, K.J.2    Chan, P.C.H.3
  • 6
    • 0036450056 scopus 로고    scopus 로고
    • High-Q inductors on low resistivity silicon through wafer post-processing
    • Denver, CO, September, 4-6
    • G. Carchon, W. De Raedt, and E. Beyne, "High-Q inductors on low resistivity silicon through wafer post-processing," presented at IMAPS, Denver, CO, pp. 604-609, September, 4-6, 2002.
    • (2002) IMAPS , pp. 604-609
    • Carchon, G.1    De Raedt, W.2    Beyne, E.3
  • 7
    • 0002083650 scopus 로고    scopus 로고
    • Multi-layer thin film MCM-D for the integration of high-performance wireless front-end systems
    • G. Carchon, P. Pieters, K. Vaesen, W. De Raedt, B. Nauwelaers, and E. Beyne, "Multi-layer thin film MCM-D for the integration of high-performance wireless front-end systems," Microwave Journal, vol. 44, pp. 96-110, 2001.
    • (2001) Microwave Journal , vol.44 , pp. 96-110
    • Carchon, G.1    Pieters, P.2    Vaesen, K.3    De Raedt, W.4    Nauwelaers, B.5    Beyne, E.6
  • 8
    • 0042593140 scopus 로고    scopus 로고
    • Multi-layer thin-film MCM-D for the realization of Q- and V-band functions
    • Philadelphia, PA, June, 8-13
    • G. Carchon, S. Brebels, O. Vendier, and W. De Raedt, "Multi-layer thin-film MCM-D for the realization of Q- and V-band functions," presented at IEEE MTT-S Digest, Philadelphia, PA, pp. 1151-1154, June, 8-13, 2003.
    • (2003) IEEE MTT-S Digest , pp. 1151-1154
    • Carchon, G.1    Brebels, S.2    Vendier, O.3    De Raedt, W.4
  • 9
    • 0032075292 scopus 로고    scopus 로고
    • On-chip spiral inductors with patterned ground shields for Si-based RF IC's
    • C. P. Yue and S. S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF IC's," IEEE Journal of Solid-State Circuits, vol. 33, pp. 743-752, 1998.
    • (1998) IEEE Journal of Solid-state Circuits , vol.33 , pp. 743-752
    • Yue, C.P.1    Wong, S.S.2
  • 10
    • 0038012252 scopus 로고    scopus 로고
    • Analysis of high Q Inductors realized using Wafer-Level Packaging Techniques
    • New Orleans, Louisiana, May, 27-30
    • X. Sun, G. Carchon, W. De Raedt, and E. Beyne, "Analysis of high Q Inductors realized using Wafer-Level Packaging Techniques," presented at Electronic Components and Technology Conference, New Orleans, Louisiana, pp. 1510-1515, May, 27-30, 2003.
    • (2003) Electronic Components and Technology Conference , pp. 1510-1515
    • Sun, X.1    Carchon, G.2    De Raedt, W.3    Beyne, E.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.