Two-stage voltage regulator for laptop computer CPUs and the corresponding advanced control schemes to improve light-load performance

Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC

Volumn 2, Issue , 2004, Pages 1294-1300

  Wei, Jia ^a   Lee, Fred C ^a  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

Author keywords

Laptop; Light load efficiency; Two stage; Voltage regulator (VR)

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; CURRENT DENSITY; ELECTRIC CONVERTERS; ELECTRIC CURRENTS; ELECTRIC FREQUENCY CONTROL; LAPTOP COMPUTERS; LITHIUM BATTERIES; SWITCHING;

ADAPTIVE VOLTAGE POSITIONING (AVP); LIGHT-LOAD EFFICIENCY; SWITCHING FREQUENCIES; TWO STAGES;

VOLTAGE REGULATORS;

EID: 2342598407     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APEC.2004.1295990     Document Type: Conference Paper

References (10)

1. M. Zhang, M. Jovanovic and F. C. Lee, "Design Considerations for Low-Voltage On-Board DC/DC Modules for Next Generations of Data Processing Circuits," IEEE Transactions on Power Electronics, volume: 11, issue: 2, March 1996, pp. 328-337.
2. X. Zhou, P. L. Wong, P. Xu, F. C. Lee and A. Q. Huang, " Investigation of Candidate VRM Topologies for Future Microprocessors," IEEE Transactions on Power Electronics, vol. 15, issue: 6, Nov. 2000, pp. 1172-1182.
3. X. Zhou, P. Xu and F. C. Lee, "A High Power Density, High Frequency and Fast Transient Voltage Regulator Module with a Novel Current Sharing Technique," in Proc. IEEE Appl. Power Electron. Conf. (APEC), 1999, pp. 289-294.
4. Y. Panvo and M. Jovanovic, "Design Consideration for 12-V/1.5-V, 50-A Voltage Regulator Modules," in Proc. IEEE Appl. Power Electron. Conf. (APEC), 2000, pp. 776-783.
5. P. Xu, X. Zhou, P. Wong, K. Yao and F. C. Lee, "Design and Performance Evaluation of Multi-Channel Interleaving Quasi-Square-Wave Buck Voltage Regulator Module," HFPC'00.
6. J. Wei, P. Xu, H. Wu, F. C. Lee, K. Yao and M. Ye, "Comparison of Three Topology Candidates for 12V VRM," in Proc. IEEE Appl. Power Electron. Conf. (APEC), 2001, pp. 245-251.
7. J. Wei, "Investigation of High-Input-Voltage Non-Isolated Voltage Regulator Module Topology Candidates," MS thesis, Virginia Tech, 2002.
8. R. Redl, B.P. Erisman and Z. Zansky, "Optimizing the Load Transient Response of the Buck Converter," Proceedings of IEEE APEC'98, pp. 170-176.
9. K. Yao, Y. Meng, P. Xu and F.C. Lee, "Design Considerations for VRM Transient Response Based on the Output Impedance," in Proc. IEEE Appl. Power Electron. Conf. (APEC), 2002, pp. 14-20.
10. A. Waizman and C.Y. Chung, "Resonant Free Power Network Design Using Extended Adaptive Voltage Positioning (EAVP) Methodology," IEEE Trans. Advanced Packaging, vol. 24, Aug. 2001, pp. 236-244.