An Efficient JPEG2000 Encoder Implemented on a Platform FPGA

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 5203, Issue , 2003, Pages 306-313

  Schumacher, Paul ^a,b   Paluszkiewicz, Mark ^a   Ballantyne, Rick ^a   Turney, Robert ^a  

^a XILINX INC   (United States)

^b NONE   (United States)

Author keywords

FPGA; Hardware design; JPEG2000; Video

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; DATA STORAGE EQUIPMENT; DATABASE SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; FILE ORGANIZATION; MULTIMEDIA SYSTEMS; PROGRAM PROCESSORS; SOFTWARE ENGINEERING; STATIC RANDOM ACCESS STORAGE;

HARDWARE DESIGN; JPEG2000; VIDEO; VIDEO PROCESSING;

IMAGE CODING;

EID: 2342459695     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.512542     Document Type: Conference Paper

References (13)

1. Ateme, Inc., Imaging Evaluation Kit (IEK C64x), http://www.ateme.com/ products/eval_boards/iekc64x.html.
2. Aware, Inc., Motion-JPEG2000 Demonstration, shown at International Signal Processing Conference (ISPC), Dallas, Texas, April 2003.
3. Boliek, M., Christopoulos, C., and Majani, E. (Editors), "JPEG 2000 Part 1 Final Publication Draft", ISO/IEC JTC1/SC29/WG1 N2678, July 2002.
4. Christopoulos, C., Skodras, A., and Ebrahimi, T., "The JPEG2000 Still Image Coding System: An Overview", IEEE Transactions on Consumer Electronics, Vol. 46, No. 4, pp. 1103-1127, November 2000.
5. Fukuhara, T. and Singer, D., "Motion JPEG2000 Final Draft International Standard 1.1 (including COR1)", ISO/IEC JTC1/SC29/WG1 N2705, July 2002.
6. Rabbani, M., and Joshi, R., "An Overview of the JPEG2000 Still Image Compression Standard", Signal Processing: Image Communication Journal, Vol. 17, No. 1, October 2001.
7. Schumacher, P., Paluszkiewicz, M., Turney, R., "Analysis of a JPEG2000 Encoder Implemented On a Platform FPGA", International Signal Processing Conference (ISPC) 2003, April 2003.
8. Schumacher, P., "An Efficient, Optimized JPEG2000 Tier-1 Coder Hardware Implementation", to be presented at JPEG2000 Workshop, Visual Communications and Image Processing Conference, July 2003.
9. Taubman, D., "High Performance Scalable Image Compression with EBCOT", IEEE Transactions on Image Processing, Vol. 9, No. 7, July 2000, pp. 1158-1170.
10. Texas Instruments, Inc., "TMS320C6414/15/16 Power Consumption Summary", http://focus.ti.com/lit/an/spra811a/spra811a.pdf.
11. Xilinx, Spartan-3 Advance Product Specification, v1.0, April 2003.
12. Xilinx, Virtex-II Platform FPGA Handbook, v1.4, November 2002.
13. Yamauchi, H., et. al., "Image Processor Capable of Block-Noise-Free JPEG2000 Compression with 30 Frames/s for Digital Camera Applications", IEEE International Solid State Circuits Conference, pp. 46-47.