Timing analysis of assembler code control-flow paths

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2391, Issue , 2002, Pages 370-389

  Fidge, C J ^a  

^a UNIVERSITY OF QUEENSLAND   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); HIGH LEVEL LANGUAGES; ITERATIVE METHODS; SAFETY ENGINEERING; SEMANTICS; TIMING CIRCUITS;

ASSEMBLER CODE; CONTROL FLOWS; FORMAL MODEL; REAL-TIME SOFTWARE; TIMING ANALYSIS; TIMING CONSTRAINTS;

FORMAL METHODS;

EID: 23044532638     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45614-7_21     Document Type: Conference Paper

References (20)

1. N. C. Audsley, I. J. Bate, and A. Grigg. Portable code for critical systems. In Proc. 6th International Conference on Real-Time Computing Systems and Applications, pages 111-118, December 1999.
2. R.-J. R. Back and J. von Wright. Refinement calculus, part I: Sequential nondeterministic programs. In J. W. de Bakker, W.-P. de Roever, and G. Rozenberg, editors, Stepwise Refinement of Distributed Systems: Models, Formalisms, Correctness (REX Workshop 1989), volume 430 of Lecture Notes in Computer Science, pages 42-66. Springer-Verlag, 1989.
3. B. Carré. Program analysis and verification. In C. T. Sennett, editor, High-Integrity Software, chapter 8, pages 176-197. Plenum Press, 1989.
4. C. Cifuentes, D. Simon, and A. Fraboulet. Assembly to high-level language translation. Technical Report 439, School of Information Technology, The University of Queensland, August 1998.
5. D. Corman, P. Goertzen, J. Luke, and M. Mills. Incremental Upgrade of Legacy Systems (IULS): A fundamental software technology for aging aircraft. In Fourth Joint DOD/FAA/NASA Conference on Aging Aircraft, 2000.
6. E. W. Dijkstra and C. S. Scholten. Predicate Calculus and Program Semantics. Springer-Verlag, 1990.
7. J. Engblom and A. Ermedahl. Modeling complex flows for worst-case execution time analysis. In Proceedings of the 21st IEEE Real-Time Systems Symposium, pages 163-174. IEEE Computer Society, 2000.
8. C. J. Fidge, I. J. Hayes, and G. Watson. The deadline command. IEE Proceedings— Software, 146(2):104-111, April 1999.
9. S. Grundon, I. J. Hayes, and C. J. Fidge. Timing constraint analysis. In C. Mc- Donald, editor, Computer Science’98: Proc. 21st Australasian Computer Science Conference, pages 575-586. Springer-Verlag, 1998.
10. E. L. Gunter and D. Peled. Path exploration tool. In W. R. Cleaveland, editor, Tools and Algorithms for the Construction and Analysis of Systems (TACAS/ETAPS’99), volume 1579 of Lecture Notes in Computer Science, pages 405-419. Springer-Verlag, 1999.
11. I. J. Hayes and M. Utting. A sequential real-time refinement calculus. Acta Informatica, 37(6):385-448, 2001.
12. C. A. Healy, D. B. Whalley, and M. G. Harmon. Integratingthe timinganalysis of pipeliningand instruction caching. In Proc. 16th IEEE Real-Time Systems Symposium, pages 288-297. IEEE Computer Society Press, December 1995.
13. P. Kearney and M. Utting. A layered real-time specification of a RISC processor. In H. Langmaack, W.-P. de Roever, and J. Vytopil, editors, Formal Techniques in Real Time and Fault Tolerant Systems, volume 863 of Lecture Notes in Computer Science, pages 455-475. Springer-Verlag, 1994.
14. T. Lundqvist and P. Stenström. An integrated path and timing analysis method based on cycle-level symbolic execution. Real-Time Systems, 17(2/3):183-207, November 1999.
15. C. Morgan. Programming from Specifications. Prentice-Hall, 1990.
16. M. Müller-Olm. Modular Compiler Verification: A Refinement-Algebraic Approach Advocating Stepwise Abstraction, volume 1283 of Lecture Notes in Computer Science. Springer-Verlag, 1997.
17. N. Ramsey and M. F. Fernández. Specifyingrepresen tations of machine instructions. ACM Transactions on Programming Languages and Systems, 19(3):492-524, May 1997.
18. A. Sampaio. An Algebraic Approach to Compiler Design, volume 4 of AMAST Series in Computing. World Scientific, 1997.
19. M. Uttingand P. Kearney. Instruction level specification of a MIPS R3000 CPU. Technical Report 93-25, Software Verification Research Centre, The University of Queensland, February 1994.
20. T. Williams. Performance pushes RISC chips into real-time roles. Computer Design, pages 79-86, September 1991.