Constraint analysis for code generation: basic techniques and applications in facts

ACM Transactions on Design Automation of Electronic Systems

Volumn 5, Issue 4, 2000, Pages 774-793

  Van Eijk, Koen ^a   Mesman, Bart ^a,b,c   Alba Pinto, Carlos A ^a   Zhao, Qin ^a   Bekooij, Marco ^a   Van Meerbergen, Jef ^a,b,c   Jess, Jochen ^a,c  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

^c EMBEDDED SYSTEMS INSTITUTE   (Netherlands)

Author keywords

Constraint analysis; DSP; Foreground memory; Phase coupling; Register binding; Scheduling

Indexed keywords

EID: 23044527934     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/362652.362660     Document Type: Article

References (26)

1. ALBA-PINTO, C., MESMAN, B, AND VAN EIJK, C. 1999. Register files constraint satisfaction during scheduling of dsp code. In Symposium on Integrated Circuits and Systems Design (Natal, Brazil, Oct. 1999).
2. BASHFORD, S. AND LEUPERS, R. 1999. Constraint driven code selection for fixed-point dsps. In Proceedings of the 36th ACM/IEEE Design Automation Conference (1999). ACM and IEEE Computer Society, 817-822.
3. BRASPENNING, R. 1999. Modeling issue slot constraints with resources. Technical report (May), Eindhoven University of Technology.
4. CORMEN, T., LEISERSON, C., AND RIVEST, R. 1990. Introduction to algorithms. MIT Press.
5. EISENBEIS, C., CHAMSKI, Z., AND ROHOU, E. 1999. Flexible issue slot assignment for vliw architectures. In 4th International Workshop on Software and Compilers for Embedded Systems (St. Goar, Germany, Sept. 1999).
6. FARABOSCHI, P., DESOLI, G., AND FISHER, J. 1998. Clustered instruction-level parallel processors. Technical Report HPL-98-204, Hewlett-Packard.
7. KASTNER, D. AND LANGENBACH, M. 1999. Code optimization by integer linear programming. In ACM Conference on Compiler Construction (1999).
8. KUCHCINSKI, K. 1997. Embedded system synthesis by timing constraints solving. In International Symposium on System Synthesis (Antwerp, Sept. 1997).
9. LAM, M. 1988. Software pipelining: An effective scheduling technique for vliw machines. In SIGPLAN Conference on Programming Language Design and Implementation (June 1988).
10. LEUPERS, R. 1997. Retargetable code generation for digital signal processors. Kluwer Academic Publishers.
11. LEUPERS, R., SCHENK, W., AND MARWEDEL, P. 1994. Microcode generation for flexible parallel architectures. In Working Conference on Parallel Architectures and Compiler Technology (1994).
12. MESMAN, B., ALEA-PINTO, C., AND VAN EIJK, C. 1999. Efficient scheduling of dsp code on processors with distributed register files. In International Symposium on System Synthesis (San Jose, Nov. 1999).
13. MESMAN, B., STRIK, M., TIMMER, A., VAN MEERBERGEN, J., AND JESS, J. 1998. A constraint driven approach to loop pipelining and register binding. In Proceedings of the Design Automation and Test in Europe (Paris, 1998). IEEE Computer Society Press.
14. MESMAN, B., TIMMER, A., VAN MEERBERGEN, J., AND JESS, J. 1999. Constraint analysis for dsp code generation. IEEE Transactions on Computer-Aided Design 18, 1 (Jan.), 44-57.
15. NUIJTEN, W. 1994. Time and Resource Constrained Scheduling. Ph.D. thesis, Eindhoven University of Technology.
16. PAULIN, P. AND LIEM, C. 1996. Embedded systems: Tools and trends, tutorial. In Proceedings of the European Design and Test Conference (Paris, Mar. 1996). IEEE Computer Society Press.
17. PAULIN, P., LIEM, C., MAY, T., AND SUTARWALA, S. 1995. Dsp design tool requirements for embedded systems: a telecommunications industrial perspective. Journal of VLSI Signal Processing 9, 1.
18. RAU, B., KATHAIL, V., AND ADITYA, S. 1998. Machine-description driven compilers for epic processors. Technical Report HPL-98-40, Hewlett Packard research labs.
19. SANGIOVANNI-VINCENTELLI, A. 1976. A note on bipartite graphs and pivot selection in sparse matrices. IEEE Transactions on Circuits and Systems CAS-23, 12, 817-821.
20. TI. 1997. TMS320C60xx CPU and Instruction Set Reference Guide. Texas Instruments.
21. TIMMER, A. 1995. From Design Space Exploration to Code Generation. Ph.D. thesis, Eindhoven University of Technology, The Netherlands.
22. TIMMER, A. AND JESS, J. 1993. Execution interval analysis under resource constraints. In Digest of Technical Papers of the IEEE International Conference on Computer-Aided Design (Santa Clara, Nov. 1993). IEEE Computer Society Press, 454-459.
23. TIMMER, A., STRIK, M., VAN MEERBERGEX, J., AND JESS, J. 1994. Conflict modelling and instruction scheduling in code generation for in-house dsp cores. In Proceedings of the 32nd ACM/IEEE Design Automation Conference (1994). ACM and IEEE Computer Society.
24. TM. 1997. Trimedia TM-1 Media Processor Data Book. Philips Semiconductors, Trimedia Product Group.
25. VAN EIJK, C., JACOBS, E., MESMAN, B., AND TIMMER, A. 1998. Identification and exploitation of symmetries in dsp algorithms. In Proceedings of the Design Automation and Test in Europe (Munich, 1998). IEEE Computer Society Press, 602-608.
26. ZHAO, Q. AND VAN EIJK, C. 1999. Register binding for dsp code containing predicated execution. In Proceedings of the Workshop on Circuits, Systems and Signal Processing (Mierlo, the Netherlands, Nov. 1999). IEEE Benelux & ProRisc.