A methodology and algorithms for the design of hard real-time multitasking asics

ACM Transactions on Design Automation of Electronic Systems

Volumn 4, Issue 4, 1999, Pages 430-459

  Potkonjak, Miodrag ^a,b,c,d   Wolf, Wayne ^a,b,c,d  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b PRINCETON UNIVERSITY   (United States)

^c University of California   (United States)

^d Princeton University   (United States)

Author keywords

Algorithms; Design; Performance

Indexed keywords

EID: 22844455249     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/323480.323491     Document Type: Article

References (73)

1. ALMASI, G. S. AND GOTTLIEB, A. 1994. Highly Parallel Computing. 2nd ed. Benjamin-Cummings Publ. Co., Inc., Redwood City, CA.
2. ATLENBERND, P. 1995. Deadline-monotonic software scheduling for the co-synthesis of parallel hard real-time systems. In Proceedings of the European Conference on Design Automation (EDAC-95). IEEE Computer Society Press, Los Alamitos, CA, 190-195.
3. BANNISTER, J. A. AND TRIVEDI, K. S. 1983. Task allocation in fault-tolerant distributed systems. Acta Inf. 20, 3, 261-283.
4. BOREL, J. 1997. Technologies for multimedia systems on a chip. In Proceedings of the IEEE International Conference on Solid-State Circuits. IEEE Computer Society Press, Los Alamitos, CA, 18-21.
5. BRETERNITZ, M. AND SHEN, J. P. 1990. Architecture synthesis of high-performance application-specific processors. In Proceedings of the ACM/IEEE Conference on Design Automation (DAC '90, Orlando, FL, June 24-28), R. C. Smith, Ed. ACM Press, New York, NY, 542-548.
6. BRODERSEN, R. W. 1997. The network computer and its future. In Proceedings of the IEEE International Conference on Solid-State Circuits. IEEE Computer Society Press, Los Alamitos, CA, 32-36.
7. CAMPOSANO, R. AND BRAYTON, R. 1987. Partitioning before logic synthesis. In Proceedings of the International Conference on Computer-Aided Design (ICCAD). 324-326.
8. CHAUDHURI, S. AND WALKER, R. A. 1994. Computing lower bounds on functional units before scheduling. In Proceedings of the Seventh International Symposium on High-Level Synthesis (ISSS '94, Niagara-on-the-Lake, Ont., Canada, May 18-20, 1994), P. G. Paulin, Ed. IEEE Computer Society Press, Los Alamitos, CA, 36-41.
9. CHANDRAKASAN, A. P., POTKONJAK, M., MEHRA, R., RABAEY, J., AND BRODERSEN, R. 1995. Optimizing power using transformations. IEEE Trans. CAD 14 (Jan.), 13-32.
10. CHOU, P., WALKUP, E. A., AND BORRIELO, G. 1994. Scheduling for reactive real-time systems. IEEE Micro 14, 4 (1994), 37-47.
11. ERNST, R., HENKEL, J., AND BENNER, T. 1993. Hardware-software co-synthesis for microcontrollers. IEEE Des. Test 10, 4 (Dec. 1993), 64-75.
12. GAJSKI, D. D. AND KUN, R. H. 1993. Guest editor's introduction: New VLSI tools. IEEE Computer 16, 12, 11-14.
13. GAJSKI, D. D., VAHID, F., AND NARAYAN, S. 1994. A system-resign methodology: Executable specification refinement. In Proceedings of the Conference on EURO-DAC'94. 458-463.
14. GAREY, M. AND JOHNSON, D. 1979. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman & Co., New York, NY.
15. GEBOTYS, C. H. 1992. Optimal synthesis of multichip architectures. In Proceedings of the 1992 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '92, Santa Clara, CA, Nov. 8-12), L. Trevillyan, Ed. IEEE Computer Society Press, Los Alamitos, CA, 238-241.
16. GIBBS, W. W. 1994. Software's chronic crisis. Sci. Am. (Sept. 1994), 86-95.
17. GOOSSENS, G., LANNEER, D., PAUWELS, M., DEPUYDT, F., SCHOOFS, K., KIFLI, A., COENERO, M., PETRONI, P., CATTHOOR, F., AND DE MAN, H. 1995. Integration of medium-throughput signal processing algorithms on flexible instruction-set architectures. J. VLSI Signal Process. 9, 1/2 (Jan. 1995), 49-65.
18. GRAHAM, R. L., LAWLER, E. L., LENSTRA, J. K., AND RINNOY KAN, A. H. G. 1979. Optimization and approximation in deterministic sequencing and scheduling: A survey. Ann. Discrete Math. 5, 287-326.
19. GUERRA, L., POTKONJAK, M., AND RABAEY, J. 1993. High level synthesis for reconfigurable datapath structures. In Proceedings of the International Conference on Computer-Aided Design (ICCAD '93, Santa Clara, CA, Nov. 7-11, 1993), M. Lightner and J. A. G. Jess, Eds. IEEE Computer Society Press, Los Alamitos, CA, 26-29.
20. GUPTA, R. AND DEMlCHELI, G. 1990. Partitioning of functional models of synchronous digital systems. In Proceedings of the International Conference on Computer-Aided Design (ICCAD'90). IEEE Computer Society Press, Los Alamitos, CA, 216-219.
21. GUPTA, R. K. AND DE MICHELI, G. 1993. Hardware-software cosynthesis for digital systems. IEEE Des. Test 10, 3 (Sept. 1993), 29-41.
22. HENNESSY, J. L. AND PATTERSON, D. A. 1990. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers Inc., San Francisco, CA.
23. Hu, X., D'AjiBROSio, J. G., AND TANG, D-L. 1994. Codesign of architecture for automotive powertrain modules. IEEE Micro 14, 4, 17-25.
24. HUANG, C-H., YEN, J-Y., AND OUHYOUNG, M. 1996. The design of a low cost motion chair for video games and MPEG video playback. IEEE Trans. Consumer Electron. 42, 4, 991-997.
25. IEEE. 1991. Real-Time extensions to POSIX. 1003.4. IEEE Standards Office, New York, NY.
26. IEEE. 1993. FuturebusH- Recommended Practice. IEEE Standards Office, New York, NY.
27. ISMAIL, T. B., O'BRIEN, K., AND JERRAYA, A. 1994. Interactive system-level partitioning with PARTIF. In Proceedings of the European Conference on Design Automation (EURO-DAG '94, Grenoble, France, Sept. 19-23, 1994), J. Mermet, Ed. IEEE Computer Society Press, Los Alamitos, CA.
28. JACKSON, J. R. 1969. Scheduling a Production Line to Minimize Maximum Tardiness. Res. Rep. 43. Management Science Project. University of California at Los Angeles, Los Angeles, CA.
29. KIM, K., KARRI, R., AND POTKONJAK, M. 1997. Synthesis of application specific programmable processors. In Proceedings of the 34th Annual Conference on Design Automation (DAC '97, Anaheim, CA, June 9-13, 1997), E. J. Yoffa, G. De Micheli, and J. M. Rabaey, Eds. ACM Press, New York, NY, 353-358.
30. Ku, D. AND DE MICHELI, G. 1990. Relative scheduling under timing constraints. In Proceedings of the ACM I IEEE Conference on Design Automation (DAC '90, Orlando, FL, June 24-28), R. C. Smith, Ed. ACM Press, New York, NY, 59-64.
31. KüKCAKAR, K. AND PARKER, A. C. 1991. CHOP: A constraint-driven system-level partitioner. In Proceedings of the 28th ACM I IEEE Conference on Design Automation (DAC '91, San Francisco, CA, June 17-21), A. R. Newton, Ed. ACM Press, New York, NY, 514-519.
32. KURDAHI, F. AND RAMACHANDRAN, C. 1993. Evaluating layout area tradeoffs for high level applications. IEEE Trans. Very Large Scale Integr. Syst. l, l, 46-55.
33. LAGNESE, E. D. AND THOMAS, D. E. 1989. Architectural partitioning for system level design. In Proceedings of the 26th ACM I IEEE Conference on Design Automation (DAG '89, Las Vegas, NV, June 25-29, 1989), D. E. Thomas, Ed." ACM Press, New York, NY, 62-67.
34. LAWLER, E. L. AND MARTEL, C. U. 1982. Scheduling periodically occurring tasks on multiple processors. Inf. Process. Lett. 12, 1, 9-12.
35. LEE, E. A. AND MESSERSCHMITT, D. G. 1987. Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans. Comput. C-36, 1 (Jan. 1987), 24-35.
36. LEHOCZKY, J. P., SHA, L., AND DING, Y. 1986. The rate monotonie scheduling algorithms Exact characterization and average case behavior. In Proceedings of the IEEE Symposium on Real-Time Systems. IEEE Press, Piscataway, NJ, 181-191.
37. LEUNG, J. AND WHITEHEAD, J. 1982. On the complexity of fixed priority scheduling of periodic, real-time tasks. Perform. Eval. 2, 4, 237-250.
38. LEUPERS, R., SCHENK, W., AND MARWEDEL, P. 1994. Retargetable assembly code generation by bootstrapping. In Proceedings of the Seventh International Symposium on High-Level Synthesis (ISSS '94, Niagara-on-the-Lake, Ont., Canada, May 18-20, 1994), P. G. Paulin, Ed. IEEE Computer'Society Press, Los Alamitos, CA, 88-93.
39. LlU, C. L. AND LAYLAND, J. W. 1973. Scheduling algorithms for multiprogramming in a hard-real-time environment. J. ACM 20, 1 (Jan. 1973), 46-61.
40. McFARLAND, M. C. 1983. Computer-aided partitioning of behavioral hardware descriptions. In Proceedings of the 20th Conference on Design Automation. 472-480.
41. McFARLAND, M. C. AND PARKER, A. C. 1990. The high-level synthesis of digital systems. IEEE Computer 78, 2 (Feb. 1990), 301-317.
42. McFARLAND, M. AND KOWALSKI, T. 1990. Incorporating bottom-up design into hardware synthesis. IEEE Trans. CAD 9, 9 (Sept. 1990).
43. MINOLI, D. AND KEINATH, R. 1994. Distributed Multimedia Through Broadband Communications Services. Artech House, Inc., Norwood, MA.
44. NAGARAJAN, R. AND VOGT, C. 1992. Guaranteed performance of multimedia traffic over the token ring. IBM Corp., Riverton, NJ.
45. PAPADIMITRIOU, C. H. AND STEIGLITZ, K. 1982. Combinatorial Optimization: Algorithms and Complexity. Prentice-Hall, Inc., Upper Saddle River, NJ.
46. PAULIN, P. G. AND KNIGHT, J. P. 1989. Force-directed scheduling for the behavioral synthesis of ASICs. IEEE Trans. CAD 8, 6 (June 1989), 661-679.
47. PAULIN, P. G., LIEM, C., MAY, T. C., AND SUTARWALA, S. 1994. CodeSyn: A retargetable code synthesis system (abstract). In Proceedings of the Seventh International Symposium on High-Level Synthesis (ISSS '94, Niagara-on-the-Lake, Ont., Canada, May 18-20, 1994), P. G. Paulin, Ed. IEEE Computer Society Press, Los Alamitos, CA, 94.
48. POTKONJAK, M. AND RABAEY, J. 1992. Scheduling algorithms for hierarchical data control flow graphs. Int. J. Circuits Theor. Appl. 20, 3, 217-234.
49. POTKONJAK, M. AND RABAEY, J. 1994. Algorithm selection: a quantitative computationintensive optimization approach. In Proceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '94, San Jose, CA, Nov. 6-10, 1994), J. A. G. Jess and R. Rudell, Eds. IEEE Computer Society Press, Los Alamitos, CA, 90-95.
50. POTKONJAK, M. AND WOLF, W. 1995. Cost optimization in ASIC implementation of periodic hard-real time systems using behavioral synthesis techniques. In Proceedings of the 1995 IEEE I ACM International Conference on Computer-Aided Design (ICCAD-95, San Jose, CA, Nov. 5-9), R. Rudell, Ed. IEEE Computer Society Press, Los Alamitos, CA, 446-451.
51. PRAKASH, S. AND PARKER, A. C. 1991. Synthesis of application-specific multiprocessor architectures. In Proceedings of the 28th ACM/IEEE Conference on Design Automation (DAC '91, San Francisco, CA, June 17-21), A. R. Newton, Ed. ACM Press, New York, NY, 8-13.
52. RABAEY, J., CHU, C., HOANG, P., AND POTKONJAK, M. 1991. Fast prototyping of data path intensive architecture. IEEE Des. Test 8, 2, 40-51.
53. RABAEY, J. AND POTKONJAK, M. 1991. Complexity estimations for real time application specific circuits. In Proceedings of the 17th European Conference on Solid-State Circuits (Milan, Italy, Sept.). 201-204.
54. RABAEY, J. M. AND POTKONJAK, M. 1994. Estimating implementation bounds for real time DSP application specific circuits. IEEE Trans. CAD 13, 6 (June), 669-683.
55. RAJAN, J. V. AND THOMAS, D. E. 1985. Synthesis by delayed binding decisions. In Proceedings of the 22nd Conference on Design Automation (DAC). 367-373.
56. RAMAMRITHAM, K. AND STANKOVIC, J. 1994. Scheduling algorithms and operating system support for real-time systems. Proc. IEEE 82, 1 (Jan.), 55-67.
57. RATNER, R. S., SHAPIRO, E. B., ZEIDLER, H. M., WAHLSTROM, S. E., CLARK, C. B., AND GOLDBERG, J. 1973. Design of a fault tolerant airborne digital computer.
58. SCHWARTZ, D. B. 1993. ATM scheduling with queuing delay predictions. SIGCOMM Comput. Commun. Rev. 23, 4 (Oct. 1993), 205-211.
59. SHA, L. AND GOODENOUGH, J. B. 1990. Real-time scheduling theory and Ada. IEEE Computer 23, 4 (Apr. 1990), 53-62.
60. SHA, L., RAJKUMAR, R., AND LEHOCZKY, J. 1990. Real time scheduling support in Futurebus. In Proceedings of the llth IEEE Symposium on Real-Time. IEEE Computer Society Press, Los Alamitos, CA, 331-340.
61. SHA, L., RAJKUMAR, R., AND SATHAYE, S. 1994. Generalized rate-monotonic scheduling theory: A framework for developing real-time systems. Proc. IEEE 82, 1 (Jan.), 68-82.
62. SHARMA, A. AND JAIN, R. 1993. Estimating architectural resources and performance for high-level synthesis applications. IEEE Trans. Very Large Scale Integr. Syst. l, 2 (June), 175-190.
63. SOUKUP, J. 1981. Circuits layout. Proc. IEEE 69, 10 (Oct.), 1281-1304.
64. STANKOVIC, J. A., SPURI, M., NATALE, M. D., AND BUTTAZZO, G. C. 1995. Implications of classical scheduling results for real-time systems. IEEE Computer 28, 6, 16-25.
65. STEINMETZ, R. 1995. Analyzing the multimedia operating systems. IEEE Multimedia 2, 1, 68-84.
66. SUBRAHMANYAM, P. A. 1997. Embedded networked systems for an interactive world. IEEE Computer 30, 2, 92-93.
67. VAN CLEEMPUT, W. M. 1979. Hierarchical design for VLSI: problems and advantages. In Proceedings of the Caltech Conference on VLSI. 259-274.
68. WALKER, R. AND CAMPOSANO, R. 1991. A Survey of High-Level Synthesis Systems. Kluwer Academic Publishers, Hingham, MA.
69. WOLF, W. 1994. Hardware-software co-design of embedded systems. Proc. IEEE 82, 7 (July 1994), 967-989.
70. XIONG, X., BARROS, E., AND ROSENSTIEL, W. 1994. A method for partitioning UNITY language in hardware and software. In Proceedings of the European Conference on Design Automation (EURO-DAG '94, Grenoble, France, Sept. 19-23, 1994), J. Mermet, Ed. IEEE Computer Society Press, Los Alamitos, CA, 220-225.
71. YASUDA, H. 1997. Multimedia impact on devices in the 21st century. In Proceedings of the IEEE International Conference on Solid-State Circuits. IEEE Computer Society Press, Los Alamitos, CA, 28-31.
72. YEN, T.-Y. AND WOLF, W. 1995. Communication synthesis for distributed embedded systems. In Proceedings of the 1995 IEEE IACM International Conference on Computer-Aided Design (ICCAD-95, San Jose, CA, Nov. 5-9), R. Rudell, Ed. IEEE Computer Society Press, Los Alamitos, CA, 288-294.
73. YEN, T. Y. AND WOLF, W. 1996. An efficient algorithm for scheduling in complex control. IEEE Trans. Very Large Scale Integr. Syst. 4, 1.