Code generation of nested loops for DSP processors with heterogeneous registers and structural pipelining

ACM Transactions on Design Automation of Electronic Systems

Volumn 4, Issue 3, 1999, Pages 231-256

  Cheng, Wei Kai ^a   Lin, Youn Long ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Code generation; DSP

Indexed keywords

EID: 22844454276     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/315773.315776     Document Type: Article

References (32)

1. TEXAS INSTRUMENTS, INC., 1991. TMS320 Floating-Point DSP Optimizing C Compiler. Texas Instruments, Austin, TX.
2. TEXAS INSTRUMENTS, 1991. TMS320C4x. Texas Instruments, Austin, TX.
3. TEXAS INSTRUMENTS, 1991. TMS320C4x C Source Debugger. Texas Instruments, Austin, TX.
4. ARAUJO, G. AND MALIK, S. 1995. Optimal code generation for embedded memory non-homogeneous register architectures. In Proceedings of the Eighth International Symposium on System Synthesis (Cannes, France, Sept. 13-15, 1995), P. G. Paulin and F. Mavaddat, Eds. ACM Press, New York, NY, 36-41.
5. ARAUJO, G., MALIK, S., AND LEE, M. T.-C. 1996. Using register-transfer paths in code generation for heterogeneous memory-register architectures. In Proceedings of the 33rd Annual Conference on Design Automation (DAC '96, Las Vegas, NV, June 3-7, 1996), T. P. Pennino and E. J. Yoffa, Eds. ACM Press, New York, NY, 591-596.
6. BRADLEE, D. G., EGGERS, S. J., AND HENRY, R. R. 1991. Integrating register allocation and instruction scheduling for rises. In Proceedings of the SIGPLAN Symposium on Compiler Construction (June). ACM Press, New York, NY, 122-131.
7. BRIGGS, P., COOPER, K. D., KENNEDY, K., AND TORCZON, L. 1989. Coloring heuristics for register allocation. SIGPLAN Not. 24, 7 (July 1989), 275-284.
8. BUCK, J., HA, S., LEE, E. A., AND MESSERSCHMITT, D. G. 1991. Ptolemy: A platform for heterogeneous simulation and prototyping. In Proceedings of the European Conference on Simulation. 155-182.
9. CALLAHAN, D. AND KOBLENZ, B. 1991. Register allocation via hierarchical graph coloring. SIGPLAN Not. 26, 6 (June 1991), 192-203.
10. CHOW, F. AND HENNESSY, J. 1984. Register allocation by priority-based coloring. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM Press, New York, NY, 98-108.
11. DAVIDSON, S., LANDSKOV, D., SHRIVER, B. D., AND MALLETT, P. W. 1981. Some experiments in local microcode compaction for horizontal machines. IEEE Trans. Comput. C-30, 7 (July), 460-477.
12. EMBREE, P. M. AND KIMBLE, B. 1991. C language algorithms for digital signal processing. Prentice-Hall, Inc., Upper Saddle River, NJ.
13. GIBBONS, P. B. AND MUCHNICK, S. S. 1986. Efficient instruction scheduling for a pipelined architecture. In Proceedings of the SIGPLAN Symposium on Compiler Construction (June 1986). ACM Press, New York, NY, 11-16.
14. GOODMAN, J. R. AND HSU, W.-C. 1988. Code scheduling and register allocation in large basic blocks. In 1988 International conference on Supercomputing (ICS '88, St. Malo, France, July 4-8, 1988), J. Lenfant, Ed. ACM Press, New York, NY, 442-452.
15. GOOSSENS, G., LANNEER, D., PAUWELS, M., DEPUYDT, F., SCHOOFS, K., KIFLI, A., CORNERO, M., PETRONI, P., CATTHOOR, F., AND DE MAN, H. 1995. Integration of medium-throughput signal processing algorithms on flexible instruction-set architectures. J. VLSI Signal Process. 9, 1/2 (Jan. 1995), 49-65.
16. HENNESSY, J. L. AND GROSS, T. 1983. Postpass code optimization of pipeline constrains. ACM Trans. Program. Lang. Syst. 5, 3 (July), 442-448.
17. HUANG, C.-Y., CHEN, Y.-S., LIN, Y.-L., AND HSU, Y.-C. 1990. Data path allocation based on bipartite weighted matching. In Proceedings of the ACM/IEEE Conference on Design Automation (DAC '90, Orlando, FL, June 24-28), R. C. Smith, Ed. ACM Press, New York, NY, 499-504.
18. HWU, W. W. AND CHANG, P. P. 1988. Exploiting parallel microprocessor microarchitectures with a compiler code generator. In The 15th Annual International Symposium on Computer Architecture (Honolulu, HI, May 30-June 2, 1988), H. J. Siegel, Ed. IEEE Computer Society Press, Los Alamitos, CA, 45-53.
19. KIM, B. M. AND BARNWELL, T. P. 1990. Resource allocation and code generation for pointer based pipelined dsp multiprocessors. In Proceedings of the International Conference on Proceedings of the International Conference on Circuits and Systems (May 1990). 2685-2688.
20. KOLSON, D. J., NICOLAU, A., DUTT, N., AND KENNEDY, K. 1995. Optimal register assignment to loops for embedded code generation. In Proceedings of the Eighth International Symposium on System Synthesis (Cannes, France, Sept. 13-15, 1995), P. G. Paulin and F. Mavaddat, Eds. ACM Press, New York, NY, 42-47.
21. KURDAHI, F. J. AND PARKER, A. C. 1987. REAL: a program for REgister Allocation. In Proceedings of the 24th ACM/IEEE Conference on Design Automation (DAC '87, Miami Beach, FL, June 28-July 1, 1987), A. O'Neill and D. Thomas, Eds. ACM Press, New York, NY, 210-215.
22. HENDREN, L. J. 1992. Register Allocation using Cyclic Interval Graphs: A New Approach to an Old Problem.
23. LEE, T. F., WU, C. H., GAJSKI, D. D., AND LIN, Y. L. 1992. An effective methodology for functional pipelining. In Proceedings of the International Conference on Computer Aided Design. 230-233.
24. LIAO, S., DEVADAS, S., KEUTZER, K., TJIANG, S., AND WANG, A. 1995. Code optimization techniques for embedded DSP microprocessors. In Proceedings of the 32nd ACM/IEEE Conference on Design Automation (DAC '95, San Francisco, CA, June 12-16, 1995), B. T. Preas, Ed. ACM Press, New York, NY, 599-604.
25. LIEM, C., MAY, T., AND PAULIN, P. 1994. Register assignment through resource classification for ASIP microcode generation. In Proceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '94, San Jose, CA, Nov. 6-10, 1994), J. A. G. Jess and R. Rudell, Eds. IEEE Computer Society Press, Los Alamitos, CA, 397-402.
26. PAPADIMITRIOU, C. H. AND STEIGLITZ, K. 1982. Combinatorial Optimization: Algorithms and Complexity. Prentice-Hall, Inc., Upper Saddle River, NJ.
27. PAULIN, P. G., LIEM, C., MAY, T. C., AND SUTARWALA, S. 1995. DSP design tool requirements for embedded systems: a telecommunications industrial perspective. J. VLSI Signal Process. 9, 1/2 (Jan. 1995), 23-47.
28. PINO, J. L., HA, S., LEE, E. A., AND BUCK, J. T. 1995. Software synthesis for DSP using Ptolemy. J. VLSI Signal Process. 9, 1/2 (Jan. 1995), 7-21.
29. PINTER, S. 1993. Register allocation with instruction scheduling: A new approach. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (SIGPLAN '93, Albuquerque, NM, June 23-25, 1993), R. Cartwright, Ed. ACM Press, New York, NY, 248-257.
30. PITAS, I. 1993. Digital Image Processing Algorithms. Prentice-Hall, Inc., Upper Saddle River, NJ.
31. RIMEY, K. AND HILFINGER, P. 1988. A compiler for application-specific signal processors. In VLSI Signal Processing III. 341-351.
32. WILSON, T., GREWAL, G., HALLEY, B., AND BANERJI, D. 1994. An integrated approach to retargetable code generation. In Proceedings of the seventh international symposium on High-level synthesis (ISSS '94, Niagara-on-the-Lake, Ont., Canada, May 18-20, 1994), P. G. Paulin, Ed. IEEE Computer Society Press, Los Alamitos, CA, 70-75.