Computing reachable control states of systems modeled with uninterpreted functions and infinite memory

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1427 LNCS, Issue , 1998, Pages 256-267

  Isles, Adrian J ^a   Hojati, Ramin ^a   Brayton, Robert ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED ANALYSIS; COMPUTER HARDWARE; INTELLIGENT CONTROL; HARDWARE;

CONCURRENCY MODELING; CONTROL INVARIANCE; HARDWARE MODELS; INFINITE MEMORY; INFINITE STATE SPACE; STATE ENUMERATION; STATE REACHABILITY; UNINTERPRETED FUNCTIONS;

CONCURRENCY CONTROL;

EID: 22044454075     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0028750     Document Type: Conference Paper

References (20)

1. R. E. Bryant, "Graph Based Algorithms for Boolean Function Manipulation", IEEE Trans, on Computers, C-35(8):677-691, August 1986.
2. Jerry R. Burch, E. M. Clarke, K. L. McMillan, David L. Dill, "Sequential Circuit Verification Using Symbolic Model Checking", Proc. Of the Design Automation Conf., 1990.
3. Jerry R. Burch, David L. Dill, "Automatic Verification of Pipelined Microprocessor Control", Computer Aided Verification, Stanford, CA, June 1994.
4. F. Corella, "Automatic Verification of Behavioral Equivalence for Microprocessors", IEEE Transactions on Computers, 43(1): 115-117, January 1994.
5. F. Corella, Z. Zhou, X. Song, M. Langevin, E. Cerny, "Multiway Decision Graphs for Automated Hardware Verification", IBM technical report RC19676, July 1994.
6. K. Fisler and S. Johnson, "Integrating Design and Verification Environments through a Logic Supporting Hardware Designs", Proc. IFIP Conference on Hardware Description Languages and their Applications, Chiba, Japan, Aug. 1995.
7. John L. Hennessy, David A. Patterson, "Computer Architecture A Quantitative Approach", Morgan Kaufmann Publishers, 1990.
8. Ramin Hojati, Robert K. Brayton, "Automatic Datapath Abstraction of Hardware Systems", Conference on Computer-Aided Verification, June 1995.
9. Ramin Hojati, Adrian J. Isles, and Robert K. Brayton, "Automatic State Reduction Techniques for Hardware Systems Modeled Using Uninterpreted Functions and Infinite Memory", IEEE International High Level Design Validation and Test Workshop, Nov 1997.
10. Ramin Hojati, Adrian J. Isles, Desmond Kirkpatrick, and Robert K. Brayton, "Verification Using Uninterpreted Functions and Finite Instantiations", Formal Methods in CAD, November 1996.
11. W. A. Hunt, Jr. "FM8501: A verified microprocessor", Technical Report 47, University of Texas at Austin, Institute for Computer Science, Dec. 1985.
12. Adrian J. Isles, Ramin Hojati, and Robert K. Brayton, "Reachability Analysis oflCS Models", SRC Techcon, September 1996.
13. R.B Jones, D. L. Dill and J. R. Burch, "Efficient Validity Checking for Processor Verification", IEEE/ACM International Conference of Computer Aided Design, 1995
14. M. Langevin, E. Cerny, "Comparing Generic State Machines", Computer Aided Verification, July, 1991.
15. Greg Nelson, Derek C. Oppen, "Fast Decision Procedures Based on Congruence Closure", Journal of the ACM, 27(2):356-364, April 1980, June 1995. (Pubitemid 11428851)
16. R. E. Shostak, "A Practical Decision Procedure for Arithmetic With Function Symbols", JACM Volume 26, No. 2, April 1979, pp. 351-360.
17. F. Somenzi, "CUDD: CU Decision Diagram Package, Release 2.1.1", Department of ECE, University of Colorado at Boulder, February 1997.
18. M. Srivas and M. Bickford. "Formal Verification of a Pipelined Microprocessor". IEEE Software, 7(5):52-64, Sept 1990.
19. The VIS Group, "VIS: A system for Verification and Synthesis", Conference on Computer Aided Verification, July 1996.
20. Z. Zhou, X. Song, S. Tahar, E. Cerny, F. Corella, M. Langevin, "Formal Verification of the Island Tunnel Controller Using Multiway Decision Graphs", Formal Methods in Computer-Aided Design, November 1996.