Superconductor digital receiver components

IEEE Transactions on Applied Superconductivity

Volumn 15, Issue 2 PART I, 2005, Pages 249-254

  Kirichenko, Mex ^a   Sarwana, Saad ^a   Gupta, Deepnarayan ^a   Yohannes, Daniel ^a,b  

^a HYPRES INC   (United States)

^b STONY BROOK UNIVERSITY   (United States)

Author keywords

Digital signal processors; HF receivers; Static frequency dividers; Superconducting integrated circuits

Indexed keywords

CHANNEL FLOW; DIGITAL SIGNAL PROCESSING; FREQUENCY DIVIDING CIRCUITS; INTEGRATED CIRCUITS; MICROWAVE LINKS; OSCILLATORS (ELECTRONIC); PHASE SHIFT; QUADRATURE PHASE SHIFT KEYING; SUPERCONDUCTING ELECTRIC LINES;

DIGITAL RECEIVERS; HF RECEIVERS; STATIC FREQUENCY DIVIDERS; SUPERCONDUCTING INTEGRATED CIRCUITS;

SUPERCONDUCTING MATERIALS;

EID: 22044439721     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2005.849771     Document Type: Conference Paper

References (7)

1. D. Gupta, O. Mukhanov, A. Kadin, J. Rosa, and D. Nicholson, "Benefits of superconductive digital-RF transceiver technology to future wireless systems," in Proc. SDR Technical Conf., vol. 1, San Diego, Nov. 2002, pp. 221-226.
2. K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family," IEEE Trans. Appl. Supercond., vol. 1, pp. 3-28, Mar. 1991.
3. A. Y. Kidiyarova-Shevchenko, A. F. Kirichenko, S. V. Polonsky, and P. N. Shevchenko, "New elements of RSFQ logic/memory family," in Ext. Abstr. ISEC'91, 1991, p. 200.
4. [Online]. Available: http://pavel.physics.sunysb.edu/RSFQ/Research/ octopus.html
5. 2 and a minimum junction size of 3 μm. The process flow and design rules are available online: http://www.hypres.com/.
6. B. Gilbert, "A precise four quadrant multiplier with subnanosecond response," IEEE. J. Solid-State Circuits, vol. SC-3, pp. 365-373, Dec. 1968.
7. A. F. Kirichenko, V. K. Semenov, Y. K. Kwong, and V. Nandakumar, "A 4-bit single flux quantum decoder," IEEE Trans. Appl. Supercond., vol. 5, no. 2, p. 2857, Mar. 1995.