Automatic correctness proof of the implementation of synchronous sequential circuits using an algebraic approach

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 901, Issue , 1995, Pages 165-184

  Kitamichi, Junji ^a   Morioka, Sumio ^a   Higashino, Teruo ^a   Taniguchi, Kenichi ^a  

^a OSAKA UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGEBRA; DESIGN; RECONFIGURABLE HARDWARE; SEQUENTIAL CIRCUITS; SPECIFICATIONS; SWITCHING CIRCUITS; THEOREM PROVING;

ALGEBRAIC APPROACHES; ALGEBRAIC LANGUAGES; CORRECTNESS PROOFS; DECISION PROCEDURE; LOGICAL EXPRESSIONS; PRENEX NORMAL FORMS; SYNCHRONOUS SEQUENTIAL CIRCUITS; UNIVERSAL QUANTIFIERS;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 21844484805     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-59047-1_48     Document Type: Conference Paper

References (18)

1. S. Bose and A. Fisher: "Automatic Verification of Synchronous Circuits Using Symbolic Logic Simulation and Temporal Logic", Proc. IMEC-IFIP Int. Workshop on Applied Formal Methods for Correct VLSI Design, pp.759-764, 1989.
2. M. Browne, E. M. Clarke, D. Dill and B. Mishra: "Automatic Verification of Sequential Circuits using Temporal Logic", IEEE Trans. on Computer, Vol. C-35, No. 12, pp.1035-1044, 1986.
3. H. Busch: "Transformational Design in a Theorem Prover", IFIP Conf. on Theorem Provers in Circuit Design, North-Holland, pp.175-196, 1992.
4. D.C. Cooper: "Theorem Proving in Arithmetic without Multiplication", Machine Intelligence, No.7, pp. 91-99, 1972.
5. M. J. C. Gordon: "HOL: A Proof Generating System for Higher Order Logic", in VLSI Specification, Verification and Synthesis, G. Birtwistle and P. A. Subrahmanyam ed-s., Kluwer Academic Publishers, pp.73-128, 1988.
6. T. Higashino and K. Taniguchi: "A System for the Refinements of Algebraic Specifications and their Efficient Executions", Proc. of the IEEE 24-th Hawaii Int. Conf. on System Sciences (HICSS-24), Vol. II, pp.186-195 (Jan. 1991).
7. J.E. Hopcroft and:I. D. Ulhnan: "Introduction to Automata, Theory, Languages, and Computation", Addison-Wesley, 1979.
8. IEEE: "IEEE Standard VHDL Language Reference Manual", IEEE,1988.
9. J.J.Joyce: "Formal Verification and Implementation of a Microprocessor", VLSI Specification, Verification and Synthesis, Kluwer Academic Publishers, pp.129-157, 1988.
10. T. Kasami, K. Taniguchi, Y. Sugiyama and H. Seki: "Principles of Algebraic Language ASL/*", Trans. of IECE Japan, Vol.69-D, No.7, pp.1066-1074, July 1986 (in Japanese).
11. J. Kitamiti, T. Higashino, K. Taniguchi and Y. Sugiyama: "Top-Down Design Method for Synchronous Sequential Logic Circuits Based on Algebraic Technique", Trans. of IEICE Japan, Vol.77-A, No.3, March 1994 (in Japanese).
12. T. Kropf: "Benchmark-Circuits for Hardware - Verification: v.l.0.0", The Benchmark-Circuits for 2nd Conf. on Theorem Proving in Circuits Design, FTP from Univ. of Karlsruhe (129.13.18.22), Germany, 1994.
13. Y. Nakamura: "An Integrated Logic Design Environment Based on Behavioral Description", IEEE Trans. on Computer-Aided Design Integrated Circuits & Systems, Vol. 6, No. 3, pp.322-336, May 1987.
14. V. Stavridou, J. A. Goguen, A. Stevens, S. M. Eker, S. N. Aloneftis and K. M. Hobley: "FUNNEL and 2OBJ: Towards as Integrated Hardware Design Environment", IFIP Conf. on Theorem Provers in Circuit Design, North-Holland, pp.197-223, 1992.
15. J.B. Saxe, S. J. Garland, J.V. Guttag and J.J. Horning, "Using Transformations and Verification in Circuits Design", Designing Correct Circuits, North-Holland, pp.1-25, 1992.
16. G. Thuau, B. Berkane, "Using the Language LUSTRE for Sequentiai Circuit Verification", Designing Correct Circuits, North-Holland, pp.81-96~ 1992.
17. Open Verilog International: "Verilog Hardware Description Language Reference Manual", 1991.
18. M. Wirsing: "Structured Algebraic Specifications: A Kernel Language", Tech. Report, TU Mchen, 1984.