-
1
-
-
0026962447
-
Compiling VHDL into a high-level synthesis design representation
-
Hamburg
-
P. Eles, K. Kuchcinski, Z. Peng and M. Minea, Compiling VHDL into a high-level synthesis design representation, in: Proc. of 1992 European Design Automation Conf., Hamburg (1992) 604-609.
-
(1992)
Proc. of 1992 European Design Automation Conf.
, pp. 604-609
-
-
Eles, P.1
Kuchcinski, K.2
Peng, Z.3
Minea, M.4
-
3
-
-
84943730764
-
Hardware-software cosynthesis for microcontrollers
-
R. Ernst, J. Henkel and T. Benner, Hardware-software cosynthesis for microcontrollers, IEEE Design Test Comput. 10 (4) (1993) 64-75.
-
(1993)
IEEE Design Test Comput.
, vol.10
, Issue.4
, pp. 64-75
-
-
Ernst, R.1
Henkel, J.2
Benner, T.3
-
4
-
-
0028705549
-
100-hour design cycle: A test case
-
Grenoble
-
D.D. Gajski, L. Ramachandran, P. Fung, S. Narayan and F. Vahid, 100-hour design cycle: A test case, in: Proc. of 1994 European Design Automation Conf., Grenoble (1994) 144-148.
-
(1994)
Proc. of 1994 European Design Automation Conf.
, pp. 144-148
-
-
Gajski, D.D.1
Ramachandran, L.2
Fung, P.3
Narayan, S.4
Vahid, F.5
-
5
-
-
0008882052
-
System synthesis via hardware-software co-design
-
Stanford University
-
R.K. Gupta and G. De Micheli, System synthesis via hardware-software co-design, Tech. Rept. CSL-TR-92-548, Stanford University, 1992.
-
(1992)
Tech. Rept.
, vol.CSL-TR-92-548
-
-
Gupta, R.K.1
De Micheli, G.2
-
6
-
-
0028712353
-
Hardware/software partitioning and minimizing memory interface traffic
-
A. Jantsch, P. Ellervee, J. Öberg, A. Hemani and H. Tenhunen. Hardware/software partitioning and minimizing memory interface traffic, in: Proc. European Design Automation Conf. (1994) 226-231.
-
(1994)
Proc. European Design Automation Conf.
, pp. 226-231
-
-
Jantsch, A.1
Ellervee, P.2
Öberg, J.3
Hemani, A.4
Tenhunen, H.5
-
7
-
-
0001858874
-
A hardware-software codesign methodology for DSP applications
-
September
-
A. Kalavade and E.A. Lee, A hardware-software codesign methodology for DSP applications, IEEE Design Test Comput. (September 1993) 16-28.
-
(1993)
IEEE Design Test Comput
, pp. 16-28
-
-
Kalavade, A.1
Lee, E.A.2
-
8
-
-
2542588944
-
Modeling with Spec-Charts
-
University of California, Irvine
-
S. Narayan, F. Vahid and D.D. Gajski, Modeling with Spec-Charts, Tech. Rept. 90-20, University of California, Irvine, 1992.
-
(1992)
Tech. Rept.
, vol.90
, Issue.20
-
-
Narayan, S.1
Vahid, F.2
Gajski, D.D.3
-
10
-
-
0028377637
-
Automated transformation of algorithms into register-transfer level implementations
-
Z. Peng and K. Kuchcinski, Automated transformation of algorithms into register-transfer level implementations, IEEE Trans. CAD 13 (2) (1994) 150-166.
-
(1994)
IEEE Trans. CAD
, vol.13
, Issue.2
, pp. 150-166
-
-
Peng, Z.1
Kuchcinski, K.2
-
13
-
-
0242414816
-
-
Licentiate Thesis at Linköping University, Linköping, Sweden, LiU-Tek-Lic 1995:21
-
E. Stoy, A Petri net based unified representation for hardware/software co-design, Licentiate Thesis at Linköping University, Linköping, Sweden, LiU-Tek-Lic 1995:21, 1995.
-
(1995)
A Petri Net Based Unified Representation for Hardware/software Co-design
-
-
Stoy, E.1
-
14
-
-
0028570687
-
An integrated modelling technique for hardware/software systems
-
London
-
E. Stoy and Z. Peng, An integrated modelling technique for hardware/software systems, in: Proc. of IEEE Internat. Symp. on Circuits and Systems, ISCAS94, Vol. 1, London (1994) 399-402.
-
(1994)
Proc. of IEEE Internat. Symp. on Circuits and Systems, ISCAS94
, vol.1
, pp. 399-402
-
-
Stoy, E.1
Peng, Z.2
-
15
-
-
0001858875
-
A model and methodology for hardware-software codesign
-
September
-
D.E. Thomas, J.K. Adams and H. Schmit, A model and methodology for hardware-software codesign, IEEE Design Test Comput. (September 1993) 6-15.
-
(1993)
IEEE Design Test Comput
, pp. 6-15
-
-
Thomas, D.E.1
Adams, J.K.2
Schmit, H.3
|