-
1
-
-
0025445638
-
Digit-serial processing techniques
-
June
-
R. Hartley and P. Corbett, “Digit-serial processing techniques”, IEEE Transactions on Circuits and Systems, vol. 37, no. 6, pp. 707-719, June 1990.
-
(1990)
IEEE Transactions on Circuits and Systems
, vol.37
, Issue.6
, pp. 707-719
-
-
Hartley, R.1
Corbett, P.2
-
2
-
-
0026122037
-
Module to perform multiplication, division and square root in systolic arrays for matrix computations
-
M.D. Ercegovac and T. Lang, “Module to perform multiplication, division and square root in systolic arrays for matrix computations”, Journal of Parallel and Distributed Computing, vol. 11, pp. 212-221, 1991.
-
(1991)
Journal of Parallel and Distributed Computing
, vol.11
, pp. 212-221
-
-
Ercegovac, M.D.1
Lang, T.2
-
3
-
-
0021643298
-
On-line arithmetic: An overview
-
SPIE, Ed
-
M.D. Ercegovac, “On-line arithmetic: an overview.”, in SPIE, Real Time Signal Processing VII, SPIE, Ed., 1984, pp. 86-93.
-
(1984)
SPIE, Real Time Signal Processing VII
, pp. 86-93
-
-
Ercegovac, M.D.1
-
4
-
-
0042649138
-
Some operators for on-line radix-2 computations
-
J.C. Bajard, J. Duprat, S. Kla, and J.M. Muller, “Some operators for on-line radix-2 computations”, Journal of Parallel, and Distributed Computing, vol. 22, pp. 336-345, 1994.
-
(1994)
Journal of Parallel, and Distributed Computing
, vol.22
, pp. 336-345
-
-
Bajard, J.C.1
Duprat, J.2
Kla, S.3
Muller, J.M.4
-
5
-
-
0017516220
-
On-line algorithms for division and multiplication
-
M.D. Ercegovac and K.S. Trivedi, “On-line algorithms for division and multiplication”, IEEE Trans. Comp., vol. C-26, no. 7, pp. 681-687, 1977.
-
(1977)
IEEE Trans. Comp
, vol.C-26
, Issue.7
, pp. 681-687
-
-
Ercegovac, M.D.1
Trivedi, K.S.2
-
6
-
-
0018320902
-
On-line algorithms for the design of pipeline architecture
-
IEEE Computer Society Press
-
M.J. Irwin and R.M. Owens, “On-line algorithms for the design of pipeline architecture”, in 4th Symposium on Computer Architecture. 1979, IEEE Computer Society Press.
-
(1979)
4Th Symposium on Computer Architecture
-
-
Irwin, M.J.1
Owens, R.M.2
-
7
-
-
84937078021
-
Signed-digit number representations for fast parallel arithmetic
-
Reprinted in E.E. Swartzlander, Computer Arithmetic, IEEE Computer Society Press Tutorial, 1990
-
A. Avizienis, “Signed-digit number representations for fast parallel arithmetic”, IRE Transactions on Electronic Computers, vol. 10, pp. 389-400, 1961, Reprinted in E.E. Swartzlander, Computer Arithmetic, Vol. 2, IEEE Computer Society Press Tutorial, 1990.
-
(1961)
IRE Transactions on Electronic Computers
, vol.10-2
, pp. 389-400
-
-
Avizienis, A.1
-
8
-
-
0030106028
-
Reconfigurable logic: Hardware speed with software flexibility
-
July
-
Doug Conner, “Reconfigurable logic: Hardware speed with software flexibility”, EDN Europe, pp. 15-23, July 1996.
-
(1996)
EDN Europe
, pp. 15-23
-
-
Conner, D.1
-
9
-
-
0023385902
-
On-the-fiy conversion of redundant into conventional representations
-
July
-
M.D. Ercegovac and T. Lang, “On-the-fiy conversion of redundant into conventional representations”, IEEE Transactions on Computers, vol. C-36, no. 17, pp. 895-897, July 1987.
-
(1987)
IEEE Transactions on Computers
, vol.C-36
, Issue.17
, pp. 895-897
-
-
Ercegovac, M.D.1
Lang, T.2
|