|
Volumn , Issue , 2004, Pages 461-464
|
The totem neurochip: An FPGA implementation
|
Author keywords
Multiprocessing; Neural Networks; Real Time systems; Reconfigurable architectures
|
Indexed keywords
ARITHMETIC UNITS;
NEUROCHIPS;
REACTIVE TABU SEARCH ALGORITHM;
RECONFIGURABLE ARCHITECTIRES;
COMPUTER SIMULATION;
LEARNING ALGORITHMS;
MONTE CARLO METHODS;
MULTIPROCESSING SYSTEMS;
NEURAL NETWORKS;
RANDOM ACCESS STORAGE;
REAL TIME SYSTEMS;
TABLE LOOKUP;
FIELD PROGRAMMABLE GATE ARRAYS;
|
EID: 21544455815
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (4)
|
References (13)
|