RACE: Reconfigurable and adaptive computing environment

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1142, Issue , 1996, Pages 87-95

  Smith, Doug ^a   Bhatia, Dinesh ^a  

^a University of Cincinnati   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; C (PROGRAMMING LANGUAGE); COMPUTATION THEORY; COMPUTER HARDWARE DESCRIPTION LANGUAGES; PROGRAM COMPILERS; RECONFIGURABLE ARCHITECTURES;

ADAPTIVE COMPUTING; C PROGRAMS; COMPUTING ENVIRONMENTS; CONSUMING FUNCTIONS; KEY PARTS; RECONFIGURABLE; RECONFIGURABLE COMPUTING; RUN TIME RECONFIGURATION;

COMPUTER CIRCUITS;

EID: 21444448807     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-61730-2_9     Document Type: Conference Paper

References (17)

1. Jeffrey M. Arnold. The Splash 2 software environment. In IEEE Workshop on FPGAs for Custom Computing Machines, pages 88-93, 1993.
2. Brian Box. Field programmable gate array based reconfigurable preprocessor. In IEEE Workshop on FPGAs for Custom Computing Machines, pages 40-48, 1994.
3. Steven Casselman. Virtual computing and the virtual computer. In IEEE Workshop on FPGAs for Custom Computing Machines, pages 43-48, 1993.
4. Pak K. Chan. A field-programmable prototyping board: XC4000 BORG user's guide. Technical Report UCSC-CRL-94-18, University of California at Santa Cruz, April 1994.
5. Charles E. Cox and W. Ekkehaxd Blanz. GANGLION-a fast field-programmable gate array implementation of a connectionist classifier. IEEE Journal of Solid-state Circuits, 27(3):288-299, March 1992.
6. Steven A. Cuccaro and Craig F. Reese. The CM-2X: A hybrid CM-2 / Xilinx prototype. In IEEE Workshop on FPGAs for Custom Computing Machines, pages 121-130, 1993.
7. James G. Eldredge and Brad L. Hutchings. RRANN: The run-time reconfiguration artificial neural network. In IEEE Custom Integrated Circuits Conference, pages 77- 80, 1994.
8. P. C. French and R. W. Taylor. A self-reconfiguring processor. In IEEE Workshop on FPGAs for Custom Computing Machines, pages 50-59, 1993.
9. J. D. Hadley and B. L. Hutchings. Design methodologies for partially reconfigured systems. In IEEE Workshop on FPGAs for Custom Computing Machines, pages 78- 84, 1995.
10. Beat Heeb and Cuno Pfister. Chameleon: A workstation of a different colour. In Second International Workshop on Field-Programmable Logic and Applications, pages 152-161, 1992.
11. Akash Randhar, Jianzhong Shi and Dinesh Bhatia. Hierachical floorplannìng and placement for FPGAs. Tech. Report TR 216/04/96 ECECS, University of Cincinnati, 1996.
12. Marcelo H. Martin. A reconfigurable hardware accelerator for back-propagation connectionist classifiers. Master's thesis, University of California at Santa Cruz, June 1994.
13. Tormod Njølstad, Johnny Pihl, and Jørn Hofstad. ZAREPTA: A zero lead-time, all reconfigurable system for emulation, prototyping and testing of ASICs. In Fourth International Workshop on Field-Programmable Logic and Applications, pages 230-239, 1994.
14. Vijay Sankar and Dinesh Bhatia. Multiway partitioner for high performance FPGA based board architectures. In Proceedings of IEEE International Conference on VLSI Design, October 1996.
15. Jianzhong Shi and Dinesh Bhatia. Macro block based FPGA floorplanning. Tech. Report TR 192/02/96 ECECS, University of Cincinnati, 1996.
16. Mike Thornburg and Steven Casselman. Transformable computers.
17. M. J. Wirthlin, K. L. Gilson, and B. L. Hutchings. The nano processor: A low resource reconfigurable processor. In IEEE Workshop on FPGAs for Custom Computing Machines, pages 180-188, 1994.