An universal CLA adder generator for SRAM-based FPGAs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1142, Issue , 1996, Pages 44-54

  Stohmann, Jörn ^a   Barke, Erich ^a  

^a LEIBNIZ UNIVERSITY HANNOVER   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); PROGRAM COMPILERS;

ADAPTIVE STRUCTURE; CARRY LOOK-AHEAD ADDER; GENERIC MODELING; LOGIC BLOCKS; LOGICAL STRUCTURE; MODULE GENERATOR; SRAM-BASED FPGA; TECHNOLOGY MAPPING;

COMPUTER CIRCUITS;

EID: 21444435665     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-61730-2_5     Document Type: Conference Paper

References (9)

1. Xilinx - X-BLOX - User Guide, 1994
2. Synopsys - DesignWare Components Databook, Version 3. 1b, 1994
3. S. Riedel, H.-J. Brand, D. Müller: "Entwicklung und Implementierung eines Algorithmus zur parametergesteuerten Generierung von Zählemetzlisten", 2. GI/TTG Workshop "Anwende programmierbare Schaltungen", Karlsruhe, pp. 93-99, 1995
4. A. R. Naseer, M. Balakrishnan, A. Kumar: "An Efficient Technique for Mapping RTL Structures onto FPGAs", Proc. 4th Int. Workshop on FPGAs, FPL'94, pp. 99-110, 1994
5. Xilinx - The Programmable Gate Array Data Book, 1994
6. F. Dresig, O. Rettig, U. Baitinger: "Logic Synthesis for Universal Logic Cells", in "FPGAs", W. R. Moore & Luk (eds.), Abingdon EE&CS Books, pp. 179-190 1991
7. K. Hwang: "Computer Arithmetic - Principles, Architecture, and Design", John Wiley & Sons, 1979
8. M. J. Alexander, J. P. Cohoon, J. L. Ganley, G. Robins: "Performance- Oriented Placement and Routing for Field-Programmable Gate Arrays", TF. P. F. Proc. of European Design Automation Conf., Brighton, pp. 80-85, 1995
9. K. Zhu, D. F. Wong: "Clock Skew Minimization During FPGA Placement", Proc. of ACM/IEEE Design Automation Conf., San Diego, pp. 232-237, 1994