메뉴 건너뛰기




Volumn 44, Issue 4 B, 2005, Pages 2357-2360

Improvement of oxidation-induced Ge condensation method by H+ implantation and two-step annealing for highly stress-relaxed SiGe-on-insulator

Author keywords

H+ implantation; MOSFET; Oxidation induced Ge condensation; SGOI; Strained Si

Indexed keywords

ANNEALING; CONDENSATION; GERMANIUM; HYDROGEN; ION IMPLANTATION; MOSFET DEVICES; OXIDATION; STRESS RELAXATION; THICKNESS MEASUREMENT;

EID: 21244502933     PISSN: 00214922     EISSN: None     Source Type: Journal    
DOI: 10.1143/JJAP.44.2357     Document Type: Conference Paper
Times cited : (4)

References (16)
  • 15
    • 0003679027 scopus 로고
    • ed. S. M. Sze (McGraw-Hill, New York, 2nd ed.)
    • M. D. Giles: VLSI Technology, ed. S. M. Sze (McGraw-Hill, New York, 1988) 2nd ed.
    • (1988) VLSI Technology
    • Giles, M.D.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.