On the placement and granularity of FPGA configurations

Proceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04

Volumn , Issue , 2004, Pages 161-168

  Malik, Usama ^a   Diessel, Oliver ^a,b  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

^b CSIRO   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION MODELS; MEMORY ARCHITECTURES; RUNTIME MANAGEMENT SYSTEMS; VIRTUAL ADDRESS SPACE;

BENCHMARKING; COMPUTER ARCHITECTURE; DATA REDUCTION; EMBEDDED SYSTEMS; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; PROBLEM SOLVING; STORAGE ALLOCATION (COMPUTER);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 20844446787     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. ISE Version 5.2. Xilinx Inc.
2. Open cores Inc. www.opencores.org.
3. JBits SDK. Xilinx, Inc., 2000.
4. Xilinx: Virtex 2.5V Field Programmable Gate Arrays Data Sheet, Version 1.3. Xilinx, Inc., 2000.
5. RC1000 hardware reference manual, Version 2.3. Celoxica, Inc., 2001.
6. A. Dandalis and V. Prasanna. Configuration compression for FPGA-based embedded systems. ACM International Symposium on Field-Programmable Gate Arrays, pages 187-195, 2001.
7. A. DeHon. Entropy, counting, and programmable interconnect. ACM International Symposium on Field Programmable Gate Arrays, pages 73-80, 1996.
8. I. Kennedy. Exploiting redundancy to speedup reconfiguration of an FPGA. Field Programmable Logic, pages 262-271, 2003.
9. D. Kock and J. Teich. Platform-independent methodology for partial reconfiguration. Conference on Computing Frontiers, pages 398-403, 2004.
10. Z. Li, K. Compton, and S. Hauck. Configuration cache management techniques for FPGAs. IEEE Symposium on FPGAs for Custom Computing Machines, pages 22-36, 2000.
11. Z. Li and S. Hauck. Configuration compression for Virtex FPGAs. IEEE Symposium on FPGAs for Custom Computing Machines, pages 2-36, 2001.
12. W. Luk, N. Shirazi, and P. Cheung. Compilation tools for run-time reconfigurable designs. IEEE Symposium on Field-Programmable Custom Computing Machines, pages 56-65, 1997.
13. C. Patterson. High performance DES encryption in Virtex FPGAs using JBits. IEEE Symposium on Field-Programmable Custom Computing Machines, pages 113-121, 2000.
14. E. Petrank and D. Rawitz. The hardness of cache conscious data placement. Principles of Programming Languages, pages 16-18, 2002.
15. P. Roxby and S. Guccione. Automated extraction of run-time parametrisable cores from programmable device configurations. IEEE Workshop on Field Programmable Custom Computing Machines, pages 153-161, 2000.
16. S. Sadhir, S. Nath, and S. Goldstein. Configuration caching and swapping. Field-Programmable Logic and Applications, pages 192-202, 2001.
17. S. G. M. Sarrafzadeh. Optimal reconfiguration sequence management. Design Automation Conference, pages 359-365, 2003.
18. H. Schmit. Incremental reconfiguration for pipelined applications. IEEE Symposium on FPGAs for Custom Computing Machines, pages 47-55, 1997.
19. D. Taylor, J. Turner, and J. Lockwood. Dynamic hardware plugins (DHP): Exploiting reconfigurable hardware for high-performance programmable routers. IEEE Open Architectures and Network Programming, pages 25-34, 2001.
20. S. Trimberger. A time-multiplexed FPGA. IEEE Symposium on FPGA-Based Custom Computing Machines, pages 22-28, 1997.
21. J. Villasenor, J. Chris, and B. Schoner. Video communications using rapidly reconfigurable hardware. IEEE Transactions on Circuits and Systems for Video Technology, Volume 5, pages 565-567, 1995.
22. H. Walder and M. Platzner. Reconfigurable hardware operating systems: From design concepts to realizations. International Conference on Engineering of Reconfigurable Systems and Architectures, pages 284-287, 2003.
23. M. Wirthlin and B. L. Hutching. DISC: The dynamic instruction set computer. Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, SPIE, pages 92-103, 1995.