Parallel VSIPL++: An open standard software library for high-performance parallel signal processing

Proceedings of the IEEE

Volumn 93, Issue 2, 2005, Pages 313-329

  Lebak, James ^a   Kepner, Jeremy ^a   Hoffmann, Henry ^a   Rutledge, Edward ^a  

^a MIT LINCOLN LABORATORY   (United States)

Author keywords

Embedded computing; Object oriented software; Parallel processing; Self optimization; Signal processing; Standard

Indexed keywords

ALGORITHMS; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; RADAR; SIGNAL PROCESSING; STANDARDS;

EMBEDDED COMPUTING; ONJECT-ORIENTED SOFTWARE; PARALLEL PROCESSING; SELF-OPTIMIZATION;

OBJECT ORIENTED PROGRAMMING;

EID: 20744446138     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2004.840303     Document Type: Conference Paper

References (34)

1. J. Lebak, R. Janka, R. Judd, M. Richards, and D. Campbell, "VSIPL: An object-based open standard API for vector, signal, and image processing," in Proc. 2001 IEEE Int. Conf. Acoustics, Speech, and Signal Processing, vol. 2, pp. 949-952.
2. D. A. Schwartz, R. R. Judd, W. J. Harrod, and D. P. Manley. (2000) Vector, Signal, and Image Processing Library (VSIPL) 1.0 application programmer's interface. Georgia Tech Res. Corp. [Online], Available: http://www.vsipl.org
3. C. M. DeLuca, C. W. Heisey, R. A. Bond, and J. M. Daly, "A portable object-based parallel library and layered framework for real-time radar signal processing," in Proc. 1st Conf. International Scientific Computing in Object-Oriented Parallel Environments (ISCOPE '97), pp. 241-248.
4. H. Hoffmann, J. Daly, J. Matlis, P. Richardson, E. Rutledge, and G. Schrader, "Achieving portable task and data parallelism on signal processing architectures," presented at the 4th Annu. High-Performance Embedded Computing (HPEC) Workshop, Lexington, MA, 2000.
5. S. Haney, J. Crotinger, S. Karmesin, and S. Smith, "Easy expression templates using PETE, the portable expression template engine," Dr. Dobb's J., pp. 88-95, Oct. 1999.
6. J. C. Cummings, J. A. Crotinger, S. W. Haney, W. F. Humphrey, S. R. Karmesin, J. V. Reynders, S. A. Smith, and T. J. Williams, "Rapid application development and enhanced code interoperability using the POOMA framework," presented at the SIAM Workshop Object-Oriented Methods and Code Interoperability in Scientific and Engineering Computing (OO'98), Yorktown Heights, NY.
7. A. I. Reuther, "Preliminary design review: Narrowband GMTI processing for the basic PCA radar-tracker application," MIT Lincoln Lab., Lexington, MA, Project Rep. PCA-IRT-3, 2003.
8. D. Rabinkin, E. Rutledge, and P. Monticciolo, "Missile seeker common computer signal processing architecture for rapid technology upgrade," presented at the 6th Annu. High-Performance Embedded Computing (HPEC) Workshop, Lexington, MA, 2002.
9. _, "Missile seeker common computer architecture for rapid technology upgrade," Proc. SPIE, Advanced Signal Processing Algorithms, Architectures, and Implementations XIV, vol. 5559, pp. 131-145, Jul. 2004.
10. C. F. Van Loan, Computational Frameworks for the Fast Fourier Transform. Philadelphia, PA: Soc. Ind. Appl. Math., 1992.
11. J. Mirod, "Continuous real-time signal processing: Comparing the tigerSHARC and the powerPC," COTS J., no. 12, pp. 32-37, Dec. 2002.
12. R. Teachey, A. Donadeo, E. Pancoast, G. Faix, and B. Chin, "COTS software portability standards and VSIPL benchmarks," presented at the 4th Annu. High-Performance Embedded Computing (HPEC) Workshop, Lexington, MA, 2000.
13. D. Averill, "Successful VSIPL software application migration - A case study: NATO Seasparrow illumination radar signal processing," presented at the 7th Annu. High-Performance Embedded Computing (HPEC) Workshop, Lexington, MA, 2003.
14. "MPI Forum MPI: A Message-Passing Interface standard," Univ. Tennesse, Knoxville, 1994.
15. A. Skjellum and P. V. Bangalore. (2002) Interfacing to VSIPL. VSIPL Tutorial and Users Group Meeting [Online]. Available: http://www.vsipl.org
16. G. H. Golub and C. F. Van Loan, Matrix Computations, 3rd ed. Baltimore, MD: Johns Hopkins Univ. Press, 1996.
17. T. Veldhuizen, "Expression templates," C++ Rep., vol. 7, no. 5, pp. 26-31, 1995.
18. P. J. Morrow, D. Crookes, J. Brown, G. Mcaleese, D. Roantree, and I. Spence, "Efficient implementation of a portable parallel programming model for image processing," Concurrency Pract. Exper., vol. 11, no. 11, pp. 671-685, 1999.
19. M. Puschel, J. M. F. Moura, J. Johnson, D. Padua, M. Veloso, B. W. Singer, J. Xiong, F. Franchetti, A. Gačić, Y. Voronenko, K. Chen, R. W. Johnson, and N. Rizzolo, "SPIRAL: Code generation for DSP transforms," Proc. IEEE, vol. 93, no. 2, pp. 232-275, Feb. 2005.
20. B. Singer and M. Veloso, "Learning to construct fast signal processing implementations," J. Mach. Learn. Res., vol. 3, pp. 887-919, 2002.
21. M. Frigo and S. G. Johnson, "The design and implementation of FFTW3," Proc. IEEE, vol. 93, no. 2, pp. 216-231, Feb. 2005.
22. J. Demmel, J. Dongarra, V. Eijkhout, E. Fuentes, A. Petitet, R. Vuduc, C. Whaley, and K. Yelick, "Self adapting linear algebra algorithms and software," Proc. IEEE, vol. 93, no. 2, pp. 293-312, Feb. 2005.
23. F. Seinstra and D. Koelma, "User transparency: A fully sequential programming model for efficient data parallel image processing," Concurrency Comput. Pract. Exper., vol. 16, no. 7, 2004.
24. H. Printz, H. Kung, T. Mummert, and P. Scherer, "Automatic mapping of large signal processing systems to a parallel machine," Proc. SPIE, Real-Time Signal Processing XII, vol. 1154, pp. 2-16, Aug. 1989.
25. M. S. Moore, J. Sztipanovitz, G. Karsai, and J. Nichols, "A model-integrated program synthesis environment for parallel/real-time image processing," Proc. SPIE, Parallel and Distributed Methods for Image Processing, vol. 3166, pp. 31-45, Jul. 1997.
26. J. M. Squyres, A. Lumsdaine, and R. L. Stevenson, "A toolkit for parallel image processing," Proc. SPIE, Parallel and Distributed Methods for Image Processing II, vol. 3452, pp. 69-80, July 1998.
27. B. Stroustrup, The C+ + Programming Language, 3rd ed. Reading, MA: Addison-Wesley, 1997.
28. "High performance Fortran forum high performance Fortran language specification," Dept. Comput. Sci., Rice Univ., Houston, TX, 1993.
29. "AltiVec technology programming interface manual," Motorola Semiconductor Products, 1999.
30. F. Franchetti and M. Puschel, "Short vector code generation for the discrete fourier transform," in Proc. Int. Parallel and Distributed Processing Symp., 2003, pp. 58-67.
31. E. Rutledge, "Altivec extensions to the portable expression template engine (PETE)," presented at the 6th Annu. High-Performance Embedded Computing (HPEC) Workshop, Lexington, MA, 2002.
32. J. Bergmann, S. Emeny, and P. Bronowicz, "VSIPL++/FPGA design methodology," presented at the 7th Annu. High-Performance Embedded Computing (HPEC) Workshop, Lexington, MA, 2003.
33. D. Leimbach. (2004) HPEC-SI Reference Implementation Test Results [Online]. Available: http://www.hpec-si.org
34. H. Hoffmann, J. V. Kepner, and R. A. Bond, "S3P: Automatic, optimized mapping of signal processing applications to parallel architectures," presented at the 5th Annu. High-Performance Embedded Computing (HPEC) Workshop, Lexington, MA, 2001.