|
Volumn 1, Issue , 2004, Pages 259-262
|
Accelerating SVD on reconfigurable hardware for image denoising
|
Author keywords
[No Author keywords available]
|
Indexed keywords
HARDWARE DESIGN;
IMAGE DEIONISING;
NOISE LEVEL;
SINGULAR VALUE DECOMPOSITION (SVD);
COMPUTER HARDWARE;
EIGENVALUES AND EIGENFUNCTIONS;
FIELD PROGRAMMABLE GATE ARRAYS;
IMAGE ANALYSIS;
IMAGE RECONSTRUCTION;
MULTIPROCESSING SYSTEMS;
OPTICAL FILTERS;
SIGNAL TO NOISE RATIO;
IMAGE PROCESSING;
|
EID: 20444472006
PISSN: 15224880
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ICIP.2004.1418739 Document Type: Conference Paper |
Times cited : (4)
|
References (11)
|