A Low-Voltage 10-Bit CMOS DAC in 0.01-mm2Die Area

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 52, Issue 5, 2005, Pages 246-250

  Greenley, Brandon ^a   Veith, Raymond ^a   Chang, Dong Young ^b   Moon, Un Ku ^c  

^a TEKTRONIX INC   (United States)

^b Engim   (United States)

^c Oregon State University   (United States)

Author keywords

Die area; digital analog (D A); digital to analog conversion (DAC); low voltage

Indexed keywords

CALIBRATION; DIGITAL TO ANALOG CONVERSION; ELECTRIC CURRENTS; ELECTRIC NETWORK SYNTHESIS; ELECTRIC POTENTIAL; TRANSISTORS;

ANALOG CIRCUIT CALIBRATION; DEVICE SIZING; DIE AREA; LOW VOLTAGE;

CMOS INTEGRATED CIRCUITS;

EID: 20444402580     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2005.843595     Document Type: Article

References (6)

1. J. A. Schoeff, “An inherently linear 12 bit DAC,” IEEE J. Solid-State Circuits, vol. SC-14, no. 12, pp. 904–911, Dec. 1979.
2. J. Bastos, M. Steyaert, and W. Sansen, “A high yield 12-bit 250-MS/s CMOS D/A converter,” in Proc. IEEE Custom Int. Circuits Conf. (CICC), May 1996, pp. 20.6.2-20.6.4.
3. A. Van den Bosch, M. Borremans, M. Steyaert, and W. Sansen, “A 10-bit 1-GS/s nyquist current-steering CMOS D/A converter,” IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 315–324, Mar. 2001.
4. K. Lakshmikumar, R. Hadaway, and M. Copeland, “Characterization and modeling of mismatch in MOS transistors for precision analog design,” IEEE J. Solid-State Circuits, vol. SC-21, no. 12, pp. 1057–1066, Dec. 1986.
5. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Macthing properties of MOS transistors,” IEEE J. Solid-State Circuits, vol. 24, no. 10, pp. 1433–1439, Oct. 1989.
6. J. McCreary and P. Gray, “All-MOS charge redistribution analog-to-digital conversion techniques,” IEEE J. Solid-State Circuits, vol. SC-10, no. 12, pp. 371–385, Dec. 1975.