Large neural net simulation under beowulf-like systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1607, Issue , 1999, Pages 30-39

  Orellana, Carlos J García ^a   Aligué, Francisco J López ^a   Velasco, Horacio M González ^a   Macias, Miguel Macías ^a   Sotoca, M Isabel Acevedo ^a  

^a UNIVERSITY OF EXTREMADURA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

NEURAL NETWORKS;

BEOWULF; CLIENT SERVER; DISTRIBUTED SYSTEMS; LOW COSTS; NEURAL NETWORK SIMULATIONS; PERFORMANCE ANALYSIS; SIMULATION SOFTWARE; SIMULATION TIME;

COMPUTER SOFTWARE;

EID: 2042461082     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/BFb0100469     Document Type: Conference Paper

References (20)

1. Agarwal A., Kranz D.A, Natarajan V.: Automatic partitioning of parallel loops and data arrays for distributed shared-memory multiprocessors. IEEE Trans. Parallel Distributed Systems, 6(9):943-962, 1995.
2. Becker D.J., Sterling T., Savarese D., Dorband J.E., Ranawak U.A., Packer C.V. Beowulf: A Parallel workstation for scientific computation. Proceedings, International Conference on Parallel Processing, 1995.
3. Boulet P., Darte A., Risset T. and Robert Y. (Pen)-ultimate tiling?. Integration, the VLSI Journal, 17:33-51, 1994.
4. Pierre Boulet, Jack Dongarra, Yves Robert and Frederic Vivien, Tiling for Heterogeneous Computing Platforms, Report UT-CS-97-373, Jul 1997
5. Calland P.Y., Dongarra J. and Robert Y. Tiling with limited resources. Application Specific Systems, Architectures and Processors. ASAP'97, pp 229-238. IEEE Computer Society Press, 1997.
6. Darte A., Khachiyan L. and Robert Y. Linear Scheduling is Nearly Optimal. Parallel Processing Letters, vol 1.2, pp. 73-81, 1991.
7. Desprez F., Dongarra J., Rastello F. and Robert Y. Determining the Idle Time of a Tiling: New Results Journal of Information Science and Engineering, pp. 167-190, Vol.14 No. 1. March 1997.
8. García Orellana, C.J. Modelado y Simulaci6n de Grandes Redes Neuronales. Doctoral Thesis - University of Extremadura. October, 1998.
9. Hodzic E. and Shang W. On Supernode Transformation with Minimized Total Running Time. IEEE Transactions on Parallel and Distributed Systems. Vol. 9, N 5. May 1998. pp. 417-428.
10. Irigoin F. and Triolet R. Snpemode partitioning. In Proc. 15 th Annual ACM Symp. Principles of Programming Languages, pages 319-329, CA, January 1988.
11. A. Müller, A. Gunzinger and W. Guggenbiihl, Fast Neural Net Simulation with a DSP Processor Array. IEEE Transactions On Neural Networks, Vol. 6, No. 1, January 1995.
12. Ohta H., Saito Y., Kainaga M. and Ono H. Optimal Tile Size Adjustment in Compiling General DOACROSS Loop Nets. Proc. 1995 Int'l Conf. Supercomputing, pp. 270-279. ACM Press, 1995.
13. U. Ramacher et al., SYNAPSE-1 -- A General Purpose Neurocomputer, Siemens AG, available on request Feb. 1994.
14. Ramanujam J. and Sadayappan P. Tiling Multidimensional Iteration Spaces for Multicomputers. J. Parallel and Distributed Computing, vol. 16, pp. 108-120, 1992.
15. Reschke C., Sterling T., Ridge D., Savarese D. Becker, D., Merkey P. A Desing Study of Alternative Network Topologies for the Beowulf Parallel Workstation. Proceedings, High Performance and Distributed Computing, 1996.
16. Schreiber R. y Dongarra J.J. Automatic Blocking of Nested Loops. Technical Report 90.38, RIACS, Aug. 1990.
17. Shang W. and Fortes, J. A. B. Time Optimal Linear Schedules for Algorithms with Uniform Dependencies. IEEE Trans. Computers, vo 140, no 6, pp 723-742, Jun 1991.
18. Shang W. and Fortes, J.A.B. Independent Parttioning of Algorithms with Uniform Dependencies. IEEE Trans. Computers, vo 41, no 2, pp 190-206, Feb 1992.
19. Sterling T., Becker D.J., Savarese D., Berry M.R., Reschke C. Achieving a Balanced Low- Cost Architectures for Mass Storage Management through Multiple Fast Ethemet Channels on a Beowulf Parallel Workstation. Proceedings, International Parallel Processing Symposium, 1996.
20. Warren M.S., Salmon J.K, Becket D.J., Goda M.P., Sterling T., Winckelmans G.S.: Pentium Pro inside: I. a treecode at 430 Gigaflops on ASCI Red, II. Price/performance of $50/Mflop on Loki and Hyglac. In Supercomputing'97. Los Alamitos, 1997. IEEE Computer Society.