4-Mb MOSFET-selected phase-change memory experimental chip

ESSCIRC 2004 - Proceedings of the 30th European Solid-State Circuits Conference

Volumn , Issue , 2004, Pages 207-210

  Bedeschi, F ^a   Bez, R ^a   Boffino, C ^b   Bonizzoni, E ^b   Buda, E ^a   Casagrande, G ^a   Costa, L ^a   Ferraro, M ^a   Gastaldi, R ^a   Khouri, O ^a   Ottogalli, F ^a   Pellizzer, F ^a   Pirovano, A ^a   Resta, C ^a,b   Torelli, G ^b   Tosi, M ^a  

^a STMICROELECTRONICS   (Italy)

^b UNIVERSITY OF PAVIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR TRANSISTORS; CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; FLASH MEMORY; LEAKAGE CURRENTS; PHASE CHANGING CIRCUITS;

CASCODE BIT-LINE BIASING; NON-VOLATILE MEMORY; PHASE-CHANGE MEMORY; STORAGE ELEMENTS;

MOSFET DEVICES;

EID: 20244387716     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. S. Tyson, G. Wicker, T. Lowrey, S. Hudgens, and K. Hunt, "Nonvolatile, high density, high performance phase-change memory", Proc. 2000 IEEE Aerospace Conference, vol. 5, pp. 385-390, March 2000.
2. M. Gill, T. Lowrey, and J. Park, "Ovonic Unified Memory - A high performance nonvolatile memory technology for stand-alone memory and embedded applications", 2002 IEEE Solid-State Circuits Conference Dig, Tech. Pap., vol.1, pp. 458-459, Feb. 2002.
3. W. Y. Cho, B.-H. Cho, B.-G. Choi, H.-R. Oh, S.-B. Kang, K.-S. Kim, K.-H. Kim, D.-E.Kim, C.-K. Kwak, H.-G. Byun, Y.-N. Hwang, S.-J. Ahn, G.-T. Jung, H.-S. Jung, and K. Kim, "A 0.18 μn 3.0 V 64Mb non-volatile phase-transition random-access memory (PRAM)", 2004 IEEE SolidState Circuits Conference Dig. Tech. Pap., vol. 47, pp. 40-41, Feb. 2004.
4. F. Pellizzer, A. Pirovano, F. Ottogalli, M. Magistretti, M. Scaravaggi, P. Zuliani, M. Tosi, A. Benvenuti, P. Besana, S. Cadeo, T. Marangon, R. Piva, A. Spandre, R. Zonca, A. Modelli, E. Varesi, T. Lowrey, A. Lacaita, G. Casagrande, P. Cappelletti, and R. Bez, "Novel μtrench phase-change memory cell for embedded and stand-alone non-volatile memory applications", to appear in Proc. 2004 Symposium on VLSI Technology.
5. G. Torelli and P. Lupi, "An improved method for programming a word-erasable EEPROM", Alta Frequenza, vol. LII, pp. 487-494, Nov./Dec. 1983.
6. V. N. Kynett, M. L. Fandrich, J. Anderson, P. Dix, O. Jungroth, J. A. Kreifels, R. A. Lodenquai, B. Vajdic, S. Wells, M. D. Winston, and L. Yang, "A 90-ns one million erase/program cycle 1-Mbit Flash memory", IEEE Journal of Solid-State Circuits, vol. 24, no. 5, pp. 1259-1264, Oct. 1989.
7. G. A. Rincon-Mora and P. E, Allen, "Low-voltage, low quiescent current, low drop-out regulator", IEEE Journal of Solid-State Circuits, vol. 33, no. 1, 36-44, Jan. 1998.
8. M. Zhang, N. Llaser, and F. Devos, "Improved voltage tripler structure with symmetrical stacking charge pump", Electronics Letters, vol. 37, pp. 668-669, May 2001.
9. F. Bedeschi, E. Bonizzoni, O. Khouri, C. Resta, and G. Torelli, "A fully symmetrical sense amplifier for non-volatile memories", to appear in Proc. 2004 IEEE International Symposium on Circuits and Systems.