A systematic methodology for the application of data transfer and storage optimizing code transformations for power consumption and execution time reduction in realizations of multimedia algorithms on programmable processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 10, Issue 4, 2002, Pages 515-518

  Masselos, Konstantinos ^a   Catthoor, Francky ^b   Goutis, Costas E ^a   Deman, Hugo ^c  

^a UNIVERSITY OF PATRAS   (Greece)

^b IMEC   (Belgium)

^c UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Code transformations; Data transfers and storage; Execution time; Low power; Programmable processors

Indexed keywords

ALGORITHMS; CACHE MEMORY; CODES (SYMBOLS); DATA STORAGE EQUIPMENT; DATA TRANSFER; MULTIMEDIA SYSTEMS; OPTIMIZATION;

CODE TRANSFORMATIONS; DATA CACHE;

PROGRAM PROCESSORS;

EID: 20244382794     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2002.800530     Document Type: Article

References (11)

1. The IMEC Multimedia Compilation Project-ACROPOLIS [Online]. Available: http://www.imec.be/vsdm/projects/mm_comp/
2. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle, Custom Memory Management Methodology-Exploration of Memory Organization for Embedded Multimedia System Design. Boston, MA: Kluwer Academic, 1998.
3. J. Van Meerbergen, P. Lippens, W. Verhaegh, and A. Van Der Werf, "PHIDEO: High-level synthesis for high throughput applications," J. VLSI Signal Processing, vol. 9, no. no. 1/2, pp. 89-104, January 1995.
4. P. R. Panda, N. D. Dutt, and A. Nicolau, Memory Issues in Embedded in Systems-on-Chip: Optimization and Exploration. Boston, MA: Kluwer Academic, 1998.
5. P. Pirsch, H.-J. Stolberg, Y.-K. Chen, and S. Y. Kung, "Implementation of media processors," IEEE Signal Processing Mag., no. 4, pp. 48-51, July 1997.
6. A. Aho, R. Sethi, and J. Ullman, Compilers: Principles, Techniques and Tools. Reading, MA: Addison-Wesley, 1986.
7. P. Strobach, "A new technique in scene adaptive coding," in Proc. 4th Eur. Signal Processing Conf., EUSIPCO-88, Grenoble, France, September 1988, pp. 1141-1144.
8. M. Hall, J. Anderson, S. Amarasinghe, B. Murphy, S. Liao, E. Bugnion, and M. Lam, "Maximizing multiprocessor performance with the SUIF compiler," IEEE Computer Mag., vol. 30, no. 12, pp. 84-89, December 1996.
9. C. Kulkarni, F. Catthoor, and H. DeMan, "Hardware cache optimization for parallel multimedia applications," in Proc. EuroPar Conf., Sept. 1998, pp. 668-676.
10. M. Lam, E. Rothberg, and M. Wolf, "The cache performance and optimizations of blocked algorithms," in Proc. Architectural Support for Programming Languages and Operating Systems Conf., Apr. 1991, pp. 63-74.
11. P. G. Kjeldsberg, F. Catthoor, and E. J. Aas, "Automated data dependency size estimation with a partially fixed execution ordering," in Proc. IEEE Int. Conf. on Computer Aided Design, Santa Clara, CA, Nov. 2000, pp. 44-50.