The design of wideband and low-power CMOS active polyphase filter and its application in RF double-quadrature receivers

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 5, 2005, Pages 825-833

  Chou, Chung Yun ^a   Wu, Chung Yu ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

CMOS technology; Double quadrature architecture; Low intermediate frequency architecture; Polyphase filter; RF receiver

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC POTENTIAL; HIGH PASS FILTERS; LOW PASS FILTERS; MATHEMATICAL MODELS; NATURAL FREQUENCIES; SIGNAL RECEIVERS; TRANSFER FUNCTIONS; TRANSISTORS;

CMOS TECHNOLOGY; DOUBLE QUADRATURE ARCHITECTURE; LOW INTERMEDIATE FREQUENCY ARCHITECTURE; POLYPHASE FILTER; RF RECEIVER;

DIGITAL FILTERS;

EID: 20144375382     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.846672     Document Type: Article

References (12)

1. S. Tadjpour, E. Cijvat, E. Hegazi, and A. A. Abidi, "A 900-MHz dual-conversion low-IF GSM receiver in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1992-2002, Dec. 2001.
2. Darabi and H. Khorram, "A 2.4-GHz CMOS transceiver for bluetooth," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 2016-2024, Dec. 2001.
3. F. Behbahani, J. Leete, Y. Kishigami, A. Roithmeier, K. Hoshino, and A. A. Abidi, "A 2.4-GHz low-IF receiver for wide-band WLAN in 0.6-μm CMOS - Architecture and front-end," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1908-1916, Dec. 2000.
4. J. Crols and M. Steyaert, "A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology," IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1483-1492, Dec. 1995.
5. C.-Y. Wu and C.-Y. Chou, "A 5-GHz CMOS double-quadrature receiver front-end with single-stage quadrature generator," IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 519-521, Mar. 2004.
6. C.-Y. Wu and C.-Y. Chou, "A 5-GHz CMOS double-quadrature receiver for IEEE 802.11a applications," in Proc. Symp. VLSI Circuits, 2003, pp. 149-152.
7. F. Behbahani, Y. Kishigami, J. Leete, and A. A. Abidi, "CMOS mixers and polyphase filters for large image rejection," IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 873-887, Jun. 2001.
8. S.H. Galal, H. F. Ragaie, and M. S. Tawfik, "RC sequence asymmetric polyphase networks for RF integrated transceivers," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 1, pp. 18-27, Jan. 2000.
9. J. Crols and M. Steyaert, "An analog integrated polyphase filter for a high performance low-IF receiver," in Proc. Symp. VLSI Circuits, 1995, pp. 87-88.
10. m-C polyphase filter with high image band rejection," in Proc. 26th Eur. Solid-State Circuits Conf., Sep. 2000, pp. 244-247.
11. A. A. Emira and E. Sanchez-Sinencio, "A pseudo differential complex filter for bluetooth with frequency tuning," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 10, pp. 742-754, Oct. 2003.
12. J. M. Steininger, "Understanding wide-band MOS transistors," IEEE Circuits Devices, vol. 6, no. 3, pp. 26-31, May 1990.