Experiments with subsetting benchmark suites

Proceedings of the 2004 7th Annual IEEE International Workshop on Workload Characterization, WWC-7

Volumn , Issue , 2004, Pages 55-62

  Vandierendonck, H ^a   De Bosschere, K ^a  

^a Department of Electronics and Information Systems ^*  (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK PROGRAMS; EXECUTION TIME; STOCHASTIC VARIABLES; SUBSETTING ALGORITHMS;

ALGORITHMS; BENCHMARKING; COMPUTER PROGRAM LISTINGS; COMPUTER SIMULATION; COSTS; RANDOM PROCESSES;

COMPUTER SYSTEMS;

EID: 19644380762     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. K. Chow, A. Wright, and K. Lai. Characterization of java workloads by principal components analysis and indirect branches. In Proceedings of the Workshop on Workload Characterization, pages 11-19, Nov. 1998.
2. D. Citron. The use and abuse of SPEC: An ISCA panel. IEEE Micro, 23(4):73-77, July 2003.
3. J. J. Dujmovic and I. Dujmovic. Evolution and evaluation of SPEC benchmarks. ACM SIGMETRICS Performance Evaluation Review, 26(3):2-9, Dec. 1998.
4. G. H. Dunteman. Principal Components Analysis. SAGE Publications, 1989.
5. L. Eeckhout, H. Vandierendonck, and K. De Bosschere. Workload design: Selecting representative program-input pairs. In Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, pages 83-94, Sept. 2002.
6. L. Eeckhout, H. Vandierendonck, and K. De Bosschere. Designing computer architecture research workloads. IEEE Computer, 36(2):65-71, Feb. 2003.
7. L. Eeckhout, H. Vandierendonck, and K. De Bosschere. Quantifying the impact of input data sets on program behavior and its applications. Journal of Instruction-Level Parallelism, 5:1-33, 2 2003.
8. L. John. Workload characterization: Can it save computer architecture and performance evaluation? Keynote presented at the 7-th Workshop on Computer Architecture Evaluation using Commercial Workloads, Feb. 2004.
9. T. Lafage and A. Seznec. Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream. In Workshop on Workload Characterisation (WWC-2000), Sept. 2000.
10. R. H. Saavedra and A. J. Smith. Analysis of benchmark characteristics and benchmark performance prediction. IEEE Transactions on Computers, 14(4):344-384, Nov. 1996.
11. T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, pages 3-14, Sept. 2002.
12. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2002.
13. H. Vandierendonck and K. De Bosschere. Eccentric and fragile benchmarks. In 2004 IEEE International Symposium on Performance Analysis of Systems and Software, pages 2-11, Mar. 2004.
14. H. Vandierendonck and K. De Bosschere. Many benchmarks stress the same bottlenecks. In Workshop on Computer Architecture Evaluation Using Commercial Workloads (CAECW-7). Held in conjunction with HPCA-10., pages 57-64, Feb. 2004.
15. J. J. Yi, D. J. Lilja, and D. M. Hawkins. A statistically rigorous approach for improving simulation methodology. In Proceedings of the 9th International Symposium on High Performance Computer Architecture, pages 281-291, Feb. 2003.