Efficient architecture and hardware implementation of the whirlpool hash function

IEEE Transactions on Consumer Electronics

Volumn 50, Issue 1, 2004, Pages 208-213

  Kitsos, P ^a   Koufopavlou, O ^a  

^a UNIVERSITY OF PATRAS   (Greece)

Author keywords

Cryptography; NESSIE; Pipelined architectures; Whirlpool hash function

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; CONSUMER ELECTRONICS; CRYPTOGRAPHY; ELECTRONIC DOCUMENT IDENTIFICATION SYSTEMS; PIPELINE PROCESSING SYSTEMS; VLSI CIRCUITS; WIRELESS TELECOMMUNICATION SYSTEMS;

BLOCK CIPHER; PIPELINED ARCHITECTURES; SECURE HASH ALGORITHM; WHIRLPOOL HASH FUNCTION;

COMPUTER ARCHITECTURE;

EID: 1942423672     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCE.2004.1277864     Document Type: Article

References (15)

1. SHA-1 Standard, National Institute of Standard and Technology (NIST), Secure Hash Standard, FIPS PUB 180-1, on line available at www.itl.nist.gov/fipspubs/fip180-1.htm.
2. "Advanced encryption standard", on line available at http://csrc.nist.gov
3. SHA-2 Standard, National Institute of Standards and Technology (NIST), Secure Hash Standard, FIPS PUB 180-2, on line available at http://csrc.nist.gov/publications/fips/fips180-2/fips180-2.pdf
4. "NESSIE. New European scheme for signatures, integrity, and encryption", http://www.cosic.esat.kuleuven.ac.be/nessie
5. P. S. L. M. Barreto and V. Rijmen, "The Whirlpool hashing function". Primitive submitted to NESSIE, September 2000, revised on May 2003, http://planeta.terra.com.br/informatica/paulobarreto/WhirlpoolPage.html
6. International Organization for Standardization, "ISO/IEC 10118-3: Information technology - Security techniques - Hash functions - Part 3: Dedicated hash-functions", 2003.
7. Janaka Deepakumara, Howard M. Heys and R. Venkatesam, "FPGA Implementation of MD5 has algorithm", Proceedings of IEEE Canadian Conference on Electrical and Computer Engineering (CCECE 2001), Toronto, Ontario, May 2001.
8. N. Sklavos, P. Kitsos, K. Papadomanolakis and O. Koufopavlou, "Random number generator architecture and VLSI implementation", Proceedings of IEEE International Symposium of Circuits and Systems (ISCAS 2002), USA, 2002.
9. Yong kyu Kang, Dae Won Kim, Taek Won Kwon and Jun Rim Choi, "An efficient implementation of hash function processor for IPSEC", Proceedings of Third IEEE Asia-Pacific Conference on ASICs, Taipei, Taiwan, August 6-8, 2002.
10. Sandra Dominikus, "A hardware implementation of MD4-Family algorithms", Proceedings of IEEE International Conference on Electronics Circuits and Systems (ICECS 2002), Croatia, September 2002.
11. Tim Grembowski, Roar Lien, Kris Gaj, Nghi Nguyen, Peter Bellows, Jaroslav Flidr, Tom Lehman, and Brian Schott, "Comparative analysis of the hardware implementations of hash functions SHA-1 and SHA-512", Proceedings of fifth International Conference on Information Security (ISC 2002), LNCS, Vol. 2433, Springer-Verlag, Sao Paulo, Brazil, September 30-October 2, 2002.
12. Diez, J. M., Bojanic S., Stanimirovic, Lj., Carreras C., Nieto-Taladriz O., "Hash algorithm for cryptographic protocols: FPGA implementation", Proceedings of 10th Telecommunications forum (TELFOR 2002), November 26-28, Belgrade, Yugoslavia, 2002.
13. N. Sklavos and O. Koufopavlou, "On the hardware implementation of the SHA-2 (256, 384, 512) hash functions", Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS 2003), May 25-28, Bangkok, Thailand, 2003.
14. A.J. Menezes, P.C. van Oorschot, S. A. Vastone, Handbook of applied cryptography, CRC Press, 1997.
15. J. Daemen, Cipher and hash function design strategies based on linear and differential cryptoanalysis, Ph. D. thesis, KU Leuven, March 1995.