Fully symbolic model checking of timed systems using difference decision diagrams

Electronic Notes in Theoretical Computer Science

Volumn 23, Issue 2, 2001, Pages 88-107

  Møeller, Jesper ^a   Lichtenberg, Jakob ^a   Andersen, Henrik R ^a   Hulgaard, Henrik ^a  

^a IT UNIVERSITY OF COPENHAGEN   (Denmark)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AUTOMATA THEORY; BOOLEAN ALGEBRA; CODES (SYMBOLS); CONSTRAINT THEORY; DECISION THEORY; LOGIC PROGRAMMING; MATHEMATICAL MODELS; PETRI NETS; REAL TIME SYSTEMS; STATE SPACE METHODS;

BINARY DECISION DIAGRAMS (BDD); BOOLEAN VARIABLES; DECISION DIAGRAMS; DIFFERENCE BOUND MATRICES (DBM);

TIME SHARING SYSTEMS;

EID: 18944408083     PISSN: 15710661     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1571-0661(04)80671-6     Document Type: Conference Paper

References (35)

1. Abadi M., Lamport L. An old-fashioned recipe for real-time. REX Workshop: Real-Time: Theory in Practice. volume 600 of LNCS:1991;1-27 Springer-Verlage
2. Alur R., Dill D. The theory of timed automata. Real-Time: Theory in Practice. volume 600 of LNCS:1991;28-73 Springer-Verlag
3. Asarin E., Bozga M., Kerbrat A., Maler O., Pnueli A., Rasse A. Data-structures for the verification of timed automata. Int. Workshop on Hybrid and Real-Time System. March 1997
4. Balarin F. Approximate reachability analysis of timed automata. Proc. Real-Time Systems Symposium. 1996;52-61 IEEE
5. G. Behrmann, K. G. Larsen, J. Pearson, C. Weise, and Wang Yi. Efficient timed reachability analysis using clock difference diagrams. Technical Report DoCS Technical Report 99/105, Uppsala University, 1999.
6. W. Belluomini and C. J. Myers. Efficient timing analysis algorithms for timed state space exploration. In Proc. Int. Symposium on Advanced Research in Asynchronous Circuits and Systems, April 1997.
7. Belluomini W., Myers C.J. Verification of timed systems using POSETS. Proc. Computer Aided Verfication (CAV). June 1998
8. Bengtsson Johan, Larsen Kim G., Larsson Fredrik, Pettersson Paul, Yi Wang. UPPAAL in 1995. Proc. International Workshop on Tools and Alborithms for the Construction and Analysis of Systems (TACAS). volume 1055 of LNCS:March 1996;431-434 Springer-Verlag
9. Berthomieu B., Diaz M. Modeling and verification of time dependent systems using time Petri nets. IEEE Transactions on Software Engineering. 17:(3):1991;259-273
10. M. Bozga, O. Maler, A. Pnueli, and S. Yovine. Some progress in the symbolic verification of timed automata. In Proc. Ninth International Conference on Computer Aided Verification (CAV'97), volume 1254 of LNCS, pages 179-190, 1997.
11. Bryant R.E. Graph-based algorithms for Boolean funcation manipulation. IEEE Transactions on Computers. C-35:(8):1986;677-691
12. J. R. Bruch. Trace Algebra for Automatic Verification of Real-Time Concurrent Systems. PhD thesis, Carnegie Mellon, August 1992.
13. 20 states and beyond. Proceedings, Fifth Annual IEEE Symposium on Logic on Computer Science. 1990;239-428 IEEE Computer Society Press
14. Campos S.V., Clarke E., Marrero W., Minea M., Hiraishi H. Computing quantitative characteristics of finite-state real-time systems. Real-Time Systems Symposium. December 1994;266-270 IEEE
15. Clarke E.M., Emerson E.A. Design and synthesis of synchronization skeletons using branching time temporal logic. Workshop on Logics of Programs. volume 131 of LNCS:1981;52-71 Springer-Verlag
16. Cormen T.H., Leiserson C.E., Rivest R.L. Introducation to Algorithms. 1994;MIT Press
17. Daws C., Olivero A., Tripakis S., Yovine S. The tool KRONOS. Proc. of Workshop on Verification and Control of Hybrid Systems. volume 1066 of LNCS:October 1995;208-219 Springer-Verlag
18. Daws C., Olivero A., Yovine S. Verifying ET-LOTOS programs with KRONOS. Proc. 7th IFIP WG G.1 International Conference of Formal Description Techniques (FORTE). October 1994;227-242 Chapman & Hall
19. Daws C., Yovine S. Two examples of verification of multirate timed automata with KRONOS. Proc. 16th IEEE Real-Time Systems Symposium (RTSS). December 1995;66-75 IEEE Computer Society Press
20. Dill D.L. Timing assumptions and verification of finite-state concurrent systems. Automatic Verification Methods for Finite State Systems. volume 407 OF LNCS:1989;Springer
21. Fourier J.B.J. Second extrait. Darboux G. Oeuvres. 1890;325-328 Gauthiers-Villars, Paris
22. Henzinger T.A., Nicollin Z., Sifakis J., Yovine S. Symbolic model checking for real-time systems. Information and Computation. 111:(2):1994;193-244
23. Alan J. Hu and David L. Dill. Efficient verification with BDDs using implictly conjoined invariants. In Proc. Fifth International Conference on Computer Aided Verfication (CAV'93), volume 697 of LNCS, pages 3-14, 1993.
24. K. G. Larsen, P. Pettersson, and W. Yi. Model-checking for real-time systems. In Proc. of the 10th Int. Conference on Fundamentals of Computation Theory, volume 965 of LNCS, pages 62-88, August 1995.
25. Larsen Kim G., Pettersson Paul, Yi Wang. UPPAAL in a nutshell. Springer International Journal of Software Tools for Technology Transfer. 1:(1+2):1997
26. Milner Robin. Communication and Concurrency. 1989;Prentice Hall
27. J. Møller, J. lichtenberg, H. R. Andersen, and H. Hulgaard. Difference decision diagrams. Technical Report IT-TR-1999-023, Department of Information Technology, Technical University of Denmark, February 1999.
28. A revised version will appear in proc. of Computer Science Logic (CSL'99), Madrid, 20-25 September 1999.
29. J. Møller, J. Lictenberg, H. R. Andersen, and H. Hulgaard. On the symbolic verification of timed systems. Technical Report IT-TR-1999-024, Department of Information Technology, Technical university of Denmark, February 1999.
30. T.G. Rokicki. Representing and Modeling Digital Circuits. PhD thesis, Stanford University, 1993.
31. T. G. Rokicki and C. J. Myers. Automatic verification of timed circuits. In D. L. Dill, editor, Proc. Sixth International Conference on Computer Aided Verification (CAV'94), volume 818 of LNCS, pages 468-480, 1994.
32. E. Verlind, G. de Jong, and B. Lin. Efficient partial enumeration for timing analysis of asynchronous systems. In Proc. ACM/IEEE Design Automation Conference, 1996.
33. Wong-Toi H., Dill D.L. Approximations for verifying timing properties. Theories and Experiences for Real-Time Systems Development. 1994;World Scientific Publishing
34. Yovine S. Kronos: A verification tool for real-time systems. Springer Int. Journal of Software Tools for Technology Transfer. 1:(1/2):October 1997
35. Yovine S. Model checking timed automata. Embedded Systems. volume 1494 of LNCS:1998;Springer-Verlag