Progress on design and demonstration of the 4Mb chalcogenide-based random access memory

Proceedings 2004 Non-Volatile Memory Technology Symposium, NVMTS 2004

Volumn , Issue , 2004, Pages 137-142

  Ramaswamy, Shankarnarayana ^b   Hunt, Kenneth K ^a   Maimon, Jonathan D ^c   Li, Bin ^b   Bumgarner, Adam ^b   Rodgers, John ^b   Burcin, Laura ^b  

^a AIR FORCE RESEARCH LABORATORY   (United States)

^b BAE SYSTEMS   (United States)

^c Ovonyx Inc   (United States)

Author keywords

Chalcogenide; Memory; Nonvolatile; Phase change

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; HEATING; OPTIMIZATION; POLYCRYSTALLINE MATERIALS; RADIATION; STORAGE ALLOCATION (COMPUTER);

CHALCOGENIDES; MEMORY OPERATIONS; NONVOLATILE MEMORY; PHASE CHANGE;

RANDOM ACCESS STORAGE;

EID: 18844371458     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. S. Ovshinsky, "Reversible electrical switching phenomena in disordered structures," Phys. Rev. Lett., vol. 21, no. 20, pp. 1450-1453, Nov. 11, 1968.
2. S. R. Ovshinsky, E. J. Evans, D. L. Nelson, and H. Fritzsche, "Radiation hardness of ovonic devices," IEEE Trans. Nucl. Sci, vol. 15, pp. 311-321, Dec. 1968.
3. S. R. Ovshinsky, and H. Fritzsche, "Amorphous semiconductors for switching, memory, and imaging application," IEEE Trans. Elect. Dev., vol. ED-20, no. 2, pp. 91-105, Feb. 1973.
4. H. Fritzsche, "Electronic phenomena in amorphous semiconductors," Annual Rev. of Mal. Sci, vol. 2, pp. 697-744, 1972.
5. S. R. Ovshinsky, "Phase change for optical storage," Bus. Tech. News from Balgers Mater., no. 9, Oct. 1999.
6. S. R. Ovshinsky, S. J. Hudgens, W. Czubatyj, D. A. Strand, and G. C. Wicker, "Electrically erasable memory elements having improved set resistance stability," US Patent #5 414 271, May 1995.
7. G. Wicker, "A comprehensive model of submicron chalcogenide switching devices," Ph.D. dissertation, Wayne State University, Detroit, MI, 1996.
8. G. Wicker, "Nonvolatile, high density, high performance phase change memory," Proc. SPlE lnt. Soc. Opt. Eng., vol. 3891, pp. 2-9, Oct. 1999.
9. S. Lai and T. Lowrey, "OUM - a 180 nm nonvolatile memory cell element technology for embedded applications," IEEE Intl. Elec. Dev. Tech. Digest, pp. 36.5.1-36.5.4, Dec. 2, 2001.
10. M. Gill, T. Lowrey, and J. Park, "Ovonic unified memory - a high - performance nonvolatile memory technology for stand-alone memory and embedded applications," IEEE Int. Solid-State Cir. Conf., pp. 202-459, Feb. 2002.
11. S. Lai, "Current status of the phase change memory and its future," IEEE Int. Elect. Dev. Meeting Tech. Digest, pp. 255-258, 2003
12. H. Horii, et al, "A novel cell technology using n-doped GeSbTe films for phase change RAM," in Digest of Tech. Papers IEEE Sym. on VLSI Tech., pp. 177-178, May 2003.
13. Y. N. Hwang, et al, "Full integration and reliability evaluation of phase-change RAM based on 0.24μm-CMOS technologies," in Digest of Tech. Papers IEEE Sym. on VLSI Tech., May 2003.
14. Y. H Ha, et al, "An edge contact type cell for phase change RAM featuring very low power consumption," in Digest of Tech. Papers IEEE Sym. on VLSI Tech., May 2003.
15. Y.N. Hwang, S.H. Lee, S.J. Ahn, S.Y. Lee, K.C. Ryoo, H.S. Hong, H.C. Koo, F. Yeung, J.H. Oh, H.J. Kim, W.C. Jeong, J.H. Park, H. Horii, Y.H. Ha, J.H. Yi, G.H. Koh, G.T. Jeong, H.S. Jeong and K. Kim, "Writing current reduction for high-density phase-change RAM," IEEE Int. Elect. Dev. Meeting Tech. Digest, pp. 893-896, 2003.
16. J.H.Yi, Y.H. Ha, J.H. Park, B.J. Kuh, H. Horii, Y.T. Kim, S.O. Park, Y.N. Hwang, S.H. Lee, S.J. Ahn, S.Y. Lee, J.S. Hong, K.H. Lee, N.I. Lee, H.K. Kang, U.-I. Chung and J.T. Moon, "Novel cell structure of PRAM with thin metal layer inserted GeSbTe," IEEE Int. Elect. Dev. Meeting Tech. Digest, pp. 901-904, 2003.
17. N. Takaura, M. Terao, K. Kurotsuchi, O. Tonomura, Y. Hanaoka, R. Takemura, K. Osada, T. Kawahara and H. Matsuoka, Hitachi, Ltd., Tokyo, Japan and T. Yamauchi, "A Ge2Sb2Te5 phase-change memory cell featuring a tungsten heater electrode for low-power, highly stable, and short-read-cycle operations," IEEE Int. Elect. Dev. Meeting Tech. Digest, pp. 897-900, 2003.
18. S. Tyson, G. Wicker, T. Lowrey, S. Hudgens, and K. Hunt, "Nonvolatile, high density, high performance, phase change memory," in Proceedings 2000 IEEE Aerospace Conf., Big Sky MT, Mar. 2000.
19. J. Maimon, E. Spall, R. Quinn, and S. Schnur, "Chalcogenide-based non-volatile memory technology," in Proceedings 2000 IEEE Aerospace Conf., pp. 2289-2294, Mar. 2001.
20. S. Bemacki, K. Hunt, S. Tyson, S. Hudgens, B. Pashmakov, and W. Czubatyj, "Total dose radiation response and high temperature imprint characteristics of chalcogenide based RAM resistor elements," IEEE Trans. on Nucl. Sci., vol. 47, no. 6, pp. 2528-2533, Dec. 2000.
21. J.D. Maimon, K.K. Hunt, L. Burcin, and J. Rodgers, "Chalcogenide memory arrays: characterization and radiation effects," IEEE Trans. on Nucl. Sci., vol. 50, no. 6, pp. 1878-1884, Dec. 2003
22. J. Maimon, K. Hunt, L. Burcin, J. Rodgers, K. Knowles, "Integration and Circuit Demonstration of Chalcogenide Memory Elements with a Radiation Hardened CMOS Technology," Proceedings 2002 Non-Volatile Memory Technology Symposium, paper no. 23, Nov. 2002.
23. J. Maimon, K. Hunt, J. Rodgers, L. Burcin, K. Knowles, "Circuit Demonstration of Radiation Hardened Chalcogenide Non-Volatile Memory", IEEE Aerospace Conference, March 2003.