Frequent loop detection using efficient non-intrusive on-chip hardware

CASES 2003: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2003, Pages 117-124

  Gordon Ross, Ann ^a   Vahid, Frank ^a,b  

^a University of California Riverside   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Dynamic optimization; Frequent loop detection; Frequent value profiling; Hardware profiling; Hot spot detection; On chip profiling; Runtime profiling

Indexed keywords

COMPUTER SOFTWARE; ENERGY UTILIZATION; FIELD PROGRAMMABLE GATE ARRAYS; FORMAL LOGIC; OPTIMIZATION; PROGRAM PROCESSORS;

DYNAMIC OPTIMIZATION; FREQUENT LOOP DETECTION; FREQUENT VALUE PROFILING; HARDWARE PROFILING; HOT SPOT DETECTION; ON-CHIP PROFILING; RUNTIME PROFILING;

EMBEDDED SYSTEMS;

EID: 18844367408     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/951710.951728     Document Type: Conference Paper

References (33)

1. Andersen, J., Berc, L.M., Dean, J., Ghemawat, S., Henzinger, M.R., Leung, S.T.A., Sites, R.L., Vandevoorde, M.T., Waldspurger, C.A., Weihl, W.E. Continuous profiling: where have all the cycles gone? 16th ACM Symp. of Operating Systems Design, 1997.
2. Artisan, http://www.artisan.com.
3. Bala, V., Duesterwald, E., Banerjia. Dynamo: a transparent dynamic optimization system. Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implemenation, 2000.
4. Bellas, N., et al. Energy and performance improvements in microprocessor design using a loop cache. ICCD, pp. 378-383, 1999.
5. Burger, D., Austin, T., Bennet, S. Evaluating future microprocessors: the simplescalar toolset. University of Wisconsin-Madison. Computer Science Department Tech. Report CS-TR-1308, July 2000.
6. Calder, B., Feller, P., Eustace, A. Value profiling. MICRO pp. 259-267, 1997.
7. Cmelik, R., SpixTools - introduction and user's manual, Sun Microsystems Laboratories, Inc. Technical Report SMLI TR 93-6, 2/93.
8. Dean, J., Hicks, J., Waldspurger, C.A., Weihl, W.E., Chrysos, G. ProfileMe: Hardware support for instruction level profiling on out-of-order processors, MICRO 1997.
9. Gordon-Ross, A., Cotterell, S., Vahid, F. Exploiting fixed programs in embedded systems: a loop cache example. IEEE Computer Architecture Letters, Vol 1, January 2002.
10. Govindarajan, S.C., Ramaswamy, G., Mehendale, M. Area and power reduction of embedded DSP systems using instruction compression and re-configurable encoding. International Conference on Computer Aided Design, 2001.
11. Grahrn, S.L., Kessler, P.B., McKusick, M.K. Gprof: a call graph execution profiler. SIGPLAN Symp. on Compiler Construction, 1982.
12. IEEE, IEEE 1149.1 Standard Test Access Port and Boundary-Scan Architecture, http://standards.ieee.org, 2001.
13. Ishihara, Y., Yasuura, H. A power reduction technique with object code merging for application specific embedded processors. Design Automation and Test in Europe, March 2000.
14. Hennessy, J.L. and Patterson, D.A. Computer architecture: a quantitative approach. Morgan Kaufmann, 1990.
15. Kiefendorff, K., Transistor Budgets Go Ballistic. Microprocessor Report, Volume 12, Number 10, August 1998, pp. 34-43.
16. Klaiber, A. The technology behind crusoe processors. Transmeta Technical Brief. January 2000.
17. th Annual International Symposium on Microarchitecture, Dec 1997.
18. Lee, L.H., Moyer, B., Arends, J. Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. International Symposium On Low Power Electronics and Design, 1999.
19. Lysecky, R, Vahid, F. A codesigned on-chip logic minimizer. First IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2003.
20. th ACM/IEEE Conference on Design Automation (DAC), 2003.
21. Malik, A., Moyer, W., Cermak, D. A low power unified cache architecture providing power and performance flexibility. ISLPED, 2000.
22. Merten, M.C., Trick, A. R., George, C.N., Gyllenhaal, J., Hwu, W.W. A hardware-driven profiling scheme for identifying program hot spots to support runtime optimization. ISCA 1999.
23. MIPS Technologies, http://www.mips.com/content/Products/Cores/32- BitCores/MIPS324KFamily/ProductCatalog/P_MIPS324KFamily/productBrief
24. Pettis, K., Hansen, R.C. Profile guided code positioning. ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), June 1990.
25. Scott, J., Lee, L.H., Chin, A., Arends, J., Moyer, W. Designing the M*CORE M3 CPU architecture. IEEE International Conference on Computer Design (ICCD), 1999.
26. th ACM/IEEE Conference on Design Automation (DAC), 2003.
27. Suresh, D.C., Najjar, W.A., Vahid, F., Villarreal, J.R., Stitt, G. Profiling tools for hardware/software partitioning of embedded applications. Languages, Compilers and Tools for Embedded Systems (LCTES), 2003, pp. 189-198.
28. Synopsys Inc., http://www.synopsys.com.
29. Tubella, J., Gonzalez, A. Control speculation in multithreaded processors through dynamic loop detection. In Proceedings of the Fourth International Symposium On High Performance Computer Architecture (HPCA), 1998.
30. Vtune Environment, Intel Corp., http://developer.intel.com/vtune
31. Yang, J., Gupta, Rajiv. Energy efficient frequent value data cache design. MICRO 2002.
32. Zagha, M., Larson, B., Turner, S., Itzkowitz, M. Performance analysis using the MIPS R10000 performance counters. Supercomputing, Nov. 1996.
33. th Symposium on Operating System Principles, 1997.