|
Volumn 2002-January, Issue , 2002, Pages 95-102
|
An overhead reducing technique for Time Warp
|
Author keywords
Circuit simulation; Computational modeling; Computer science; Costs; Discrete event simulation; Discrete event systems; Hardware; Integrated circuit interconnections; Moon; Time warp simulation
|
Indexed keywords
CIRCUIT SIMULATION;
COMPUTER HARDWARE;
COMPUTER SCIENCE;
COSTS;
DISTRIBUTED COMPUTER SYSTEMS;
HARDWARE;
INTEGRATED CIRCUIT INTERCONNECTS;
MOON;
COMPUTATIONAL MODEL;
HARDWARE SIMULATION;
INTEGRATED CIRCUIT INTERCONNECTIONS;
MEMORY SIZE;
NETWORK SIMULATION;
NUMBER OF STATE;
STATE SAVING;
TIME WARP;
DISCRETE EVENT SIMULATION;
|
EID: 18644372940
PISSN: 15506525
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/DISRTA.2002.1166894 Document Type: Conference Paper |
Times cited : (2)
|
References (16)
|